Breaking the x86 ISA

domas / @xoreaxeaxeax / Black Hat 2017

& Christopher Domas & Cyber Security Researcher @ Battelle Memorial Institute

./010

& We don't trust software.

- ${\boldsymbol{\varkappa}}$ We audit it
- arsigma We reverse it
- ${\boldsymbol{ \mbox{\scriptsize \mbox{\scriptsize \mbox{\scriptsize \mbox{\scriptsize m}}}}}$ We break it
- ${\ensuremath{\en$

& But the processor itself? & We blindly trust

& Why? & Hardware has all the same problems as software ø Appendix H. & Bugs? & FOOF, FDIV, TSX, Hyperthreading, Ryzen & Vulnerabilities? σ SYSRET, cache poisoning, sinkhole

& We should stop blindly trusting our hardware.

& What do we need to worry about?

ℵ Historical examples
𝔝 ICEBP (f1)
𝔊 LOADALL (0f07)
𝔊 apicall (0fff0)

Hidden instructions

	0	1.1	2	3	4	. 8	6	Y			
0	10, GB	Ev, Gv	Al Gb. Eb	00 0x.0v	AL, ID	si JKAn	PUSH 63 ⁶⁴	POP E8 ²⁴			
209	En, Gb	Ev. Gv	A Gb. Eb	OC OX.EV	AL_ Ib	AXL 1z	PUSH SS ^{r84}	POP 55 ²⁴			
2	Eo, Go	EV, Ov	Al Gb, Eb	ND Gx, Ev	AL, Ib	eAXC iz	SEG-Eñ (Pretix)	DAAE			
3	XOR Ex. Ge Ev. Gv Gb. Eb Gv. Ev				AL, ID	nAX. 1e	SEG>SS (Preta)	AAA#A			
4				INC ¹⁵⁴ general regis	iter / HEX ^{obs} Prefa	69					
	eAX REX	eCX REX.B	eDX REX.X	0.BX REX XB	#BP RUX.R	ABP REX.RB	eSI REX.RX	eDI REX.RX8			
. 6	Pulder ^{all a} general register										
	IAXIS	rCXir9	rDXir10	+BX0/r11	rSPW12	(BP013	r\$1914	r00/15			
	PUSHAD ^{EH}	POPA ^{B4} POPAD ^{B4}	BOUND ⁸⁴ Gv. Ma	ARPL ⁴⁴ Ew. Gw MOVSX0 ⁹⁵⁴ Gx. Ev	SEG-FS (Prefx)	SEC+OS (Prefix)	Operand Size (Preta)	Address Bize (Prefix)			
. 7			30	at , Jo - Short-displa	cement jump on co	nétion					
	0	NO	BINAEIC	NBIAEINC	ZE	NZINE	BEINA	NBE/A			
-8		immedia	An Gra 1 ^{6A}		TE	BBT	XCHG				
	Eb, ib	Exc for	E8. 0 ¹⁵⁴	6 x 10	Eb. Gb	Ev, Gv	Eb, Ga	Ev, Gv			
9	NOP		G reasoned	XCHG word, doub	bia-word or quad-w	ord register with rAX	i anno i	1			
- 264	PAUSE(F3) XCHG r0, rAX	rCXHD	(DX)(10	(BX0/11	/SR/12	(BPI/13	#\$8454	/09/15			
	AL, 06	nAX, Qv	OV Ob, AL	Qv, rAX	MOVS/B Yb, Xb	MOVS/WID/Q Yv, Xv	CMPS/B X5, Yb	CMPS/WID X4, Yv			
В	MOV invitediate byte into tryte register										
	ALIRON_ ID	CL/R9L Ib	DL/R10L, @	BL/R11L, Ib	AHR12L Ib	GHR136, Ib	DH/H14L Ib	UH/R154_Ib			
c	Shin G Eb, ib	17 2 ¹⁴ Ex. 15	neor RET ⁸⁶⁴ Iw	hear RET ^{EH}	LES ⁴⁵⁴ Gz. Mp VEX+25yte	LDS ^{EA} Gz, Mp VEX+15yte	Grp 11 Ep. b	Ex, lz			
D	Shift Grp 2 ^{1A}				AAM	AADIBA		XLAT/			
	.Eb, 1	Ev, t	Eo, CL	Ev, GL	ib	10		XI.ATB			
E	LOOPNE ^{KU} / LOOPNZ ^{MA} Jb	LOOPE ^{HA} / LOOPZ ^{HA} Jb	1000plos	nexts ₄₀₄) np	AL, Ib	N BAX, ID	lb, AL	NJT ib, eAX			
F	LOCK (Prefix)		REPNE XACQUIRE (Prefix)	REPIREPE XRELEASE (Profix)	HLT	GMC	Unary Eb	Grp 3 ^{1A} Ev			

Table A-2. One-byte Opcode Map: (OOH - F7H) *

	0	1	2	3	4	6	6	7			
8		1	AT	10			PUSH	202			
10	Ets, Ge	Ev, Ge	Gb. Kb	GK.EV	AL, ID	si "XAt	63/54	113 24			
)) y	En. Go	Ev. Gv	AL Gb. Eb	C Ox.Ev	AL ID	rAX_1z	PUSH SS ^{S4}	POP 55 ²⁴			
2	En (2)	EV Ov	AN OD ED	ND D Dy Ev	AL D	eAV is	SEG=ES (Prefs)	DAA ^{E4}			
3	Ex. (2)	Ex Or	CID, ED XX	DR Dy Ev	AL IN	1000 H	SEG+SB (Preta)	AAA#1			
4	105.502	104, 504	00,00	NUT Accord torus	the / HE wild Dealer	1956, 16					
•	eAX HEX	eCX REX 8	eDX.	aBX BEX XB	#BP RUX R	4BP BEX.BB	eSi REX.RX	aDI REX RX0			
. 6	PLOST THEOR THEORY THEORY THEORY THEORY										
	IAXIS	(CXI)9	rDXir10	*BX/rtt	r5PW12	(BPV13	r\$1914	(00/15			
4	PUSHA ⁽⁸⁴⁾ PUSHAD ²⁴	POPA ^{BA} POPAD ^{BA}	BOUND ^{#4} Gv. Ma	ARPL ^{#4} Ew, Gw MOVSXD ⁰⁰⁴ Gx, Ev	SEG+FS (Prefix)	SEG=DS (Prefx)	Operand Size (Pretix)	Address Size (Prefix)			
1			300	ar, Jo - Short-displa	comment jump: on condition						
	0	NO	BINAEC	NB/AE/NC	ZE	NZINE	BEINGA	NBE/A			
8	termadiate Grp 1 ^(A)				TEST		XCHG				
	Eb. ib	Exc fiz	E8.0 ⁸⁴	6x.10	Eb. Gb	Ex, Gv	Eb. Go	Ev, Gv			
9	NOP			ain-word or guad-word register with AX							
88	PAUSE(F3) XCHIS r8, rAX	rCXirD	(DXI/10	(BX0rtt	/SR//12	(BPV13	(\$9/54	09/15			
4	AL, 06	M rAX, OV	OV Ob, AL	Ov. rAX	MOVS/B Yb, Xb	MOVS/WD/Q Yk Xv	CMPS/B X5, Yb	CMPS/WID Xx, Yy			
в	MOV insteadate byte into byte register										
	ALIRIBL. ID	CL/R9L ID	DURIOL, @	BL/R11L, ID	AHR12L Ib	CHIRSS, Ib	DH/R14L ID	DHR15L R			
C	Shin G Eb, Ib	rp 2 ^{1A} Ex. lb	near RET ^{IGA} IW	hear RETEN	LES ^{IEI} Gz. Mp VEX+25vte	LDS ^{BA} Gz, Mp VEX+15vte	Grp 11 Eb, lb	A - MOV Ex. lz			
D		Shite	Gra 2 ^{1A}	1	AAM ⁸⁴ Ib	AAD ⁰³ Ib		XLAT/			
	Eb, 1	Ev, t	Eo, CL	Ev, GL				30.ATB			
E	LOOPNE ⁶⁰ / LOOPNZ ^{#4} Jb	LOOPE ^{NSI} / LOOPE ^{NSI} / JB	Jb Jb	next5 ₆₀₁) Tp	AL, Ib	N BAX, Ib	Dib; AL	UT ib, dAX			
F	LOCK	LOCK REPIRE REPIREPE			HLT	GMG	Unary Grp 3 ^{1A}				
1.51	(Preta)		X CQUIRE	XRELEASE	1022	2636	D I	E.			

Table A-2. One-byte Opcode Map: (OOH - F7H) *



Table A-2. One-byte Opcode Map: (OOH - F7H) *

& Find out what's really there

Goal: Audit the Processor

ℵ How to find hidden instructions?

& Instructions can be one byte ...

- ø inc eax
- ø 40
- 🗞 ... or 15 bytes ...
 - ø lock add qword cs:[eax + 4 * eax + 07e06df23h], 0efcdab89h
 - ø 2e 67 f0 48 818480 23df067e 89abcdef
- & Somewhere on the order of
 - 1,329,227,995,784,915,872,903,807,060,280,344,576 possible instructions

🔈 🗞 The obvious approaches don't work:

- σ Try them all?
 - a Only works for RISC
- σ Try random instructions?
 - ষ্ব Exceptionally poor coverage
- σ Guided based on documentation?
 - ম Documentation can't be trusted (that's the point)
 - ${\bf \aleph}$ Poor coverage of gaps in the search space

& Goal: ø Quickly skip over bytes that don't matter

& Observation:

☞ The meaningful bytes of an x86 instruction impact either its length or its exception behavior

& A depth-first-search algorithm

& Guess an instruction:

₭ Execute the instruction:

& Observe its length:

& Increment the last byte:

₭ Execute the instruction:

& Observe its length:

 $\begin{array}{c} \textbf{00 01} \\ \textbf{00 00} \\ \textbf{00$

& Increment the last byte:

₭ Execute the instruction:

& Observe its length:

& Increment the last byte:

& Execute the instruction:

& Observe its length:

& Increment the last byte:

₭ Execute the instruction:

& Observe its length:

& Increment the last byte:

& Execute the instruction:

& Observe its length:
& Increment the last byte:

& When the last byte is FF...

C7 04 05 00 00 00 00 00 00 00 FF 00 00 00 00

&... roll over ...

&... and move to the previous byte

& This byte becomes the marker

& Increment the marker

C7 04 05 00 00 00 00 00 00 01 00 00 00 00 00 00

& Execute the instruction

C7 04 05 00 00 00 00 00 00 01 00 00 00 00 00

& Observe its length

C7 04 05 00 00 00 00 00 00 01 00 00 00 00 00

& If the length has not changed...

& Increment the marker

& And repeat.

& Continue the process...

C7 04 05 00 00 00 00 00 00 FF 00 00 00 00 00

∞... moving back on each rollover

&... moving back on each rollover

C7 04 05 00 00 00 00 00 FF 00 00 00 00 00 00

&... moving back on each rollover

C7 04 05 00 00 00 00 FF 00 00 00 00 00 00 00

Tunneling

Tunneling

C7 04 05 00 00 00 FF 00 00 00 00 00 00 00 00 00

Tunneling

Tunneling

C7 04 05 00 00 FF 00 00 00 00 00 00 00 00 00 00

Tunneling

Tunneling

C7 04 05 00 FF 00 00 00 00 00 00 00 00 00 00 00

Tunneling

Tunneling

Tunneling

Tunneling

& When you increment a marker...

&... execute the instruction ...

&... and the length changes ...

∞... move the marker to the end of the new instruction ...

& ... and resume the process.

C7 04 06 00 00 00 01 00 00 00 00 00 00 00 00 00

Tunneling through the instruction space lets us quickly skip over the bytes that *don't* matter, and exhaustively search the bytes that do...

scanning)

& Catch: requires knowing the instruction length

Instruction lengths

& Simple approach: trap flag

- $\boldsymbol{\varnothing}$ Fails to resolve the length of faulting instructions
- $\boldsymbol{arsigma}$ Necessary to search privileged instructions:
 - ষ ring 0 only: mov cr0, eax
 - ង ring -1 only: vmenter
 - a, ring -2 only: rsm

Instruction lengths

& Solution: page fault analysis

Instruction lengths
Choose a candidate instruction ø (we don't know how long this instruction is)

OF 6A 60 6A 79 6D C6 02 6E AA D2 39 0B B7 52

Configure two consecutive pages in memory

 ø The first with read, write, and execute permissions

 ø The second with read, write permissions only

Place the candidate instruction in memory

 \vec{R}
 Place the first byte at the end of the first page

 \vec{R}

 Place the remaining bytes at the start of the second





The processor's instruction decoder checks the first byte of the instruction.



If the decoder determines that another byte is necessary, it attempts to fetch it.



This byte is on a non-executable page, so the processor generates a page fault.



The #PF exception provides a fault address in the CR2 register.



If we receive a #PF, with CR2 set to the address of the second page, we know the instruction continues.

OF <mark>6A</mark>606A796DC602...





The processor's instruction decoder checks the first byte of the instruction.



If the decoder determines that another byte is necessary, it attempts to fetch it.



Since this byte is in an executable page, decoding continues.



If the decoder determines that another byte is necessary, it attempts to fetch it.



This byte is on a non-executable page, so the processor generates a page fault.

OF 6A 60 6A 79 6D C6 02 ...













 The instruction could run.
 The instruction could throw a different fault.
 The instruction could throw a #PF, but with a different CR2.



In all cases, we know the instruction has been successfully decoded, so must reside entirely in the executable page.





We now know how many bytes the instruction decoder consumed
 But just because the bytes were *decoded* does not mean the instruction *exists* If the instruction does not exist, the processor generates the #UD exception after the instruction decode (invalid opcode exception)

& If we don't receive a #UD, the instruction exists.

& Resolves lengths for:

- ø Successfully executing instructions
- σ Faulting instructions
- ø Privileged instructions:
 - ຈ ring 0 only: mov cr0, eax
 - a ring -1 only: vmenter
 - a ring -2 only: rsm

✤ The "injector" process performs the page fault analysis and tunneling instruction generation

The Injector

 № We're fuzzing the same device that we're running on
 № How do we make sure we don't crash?

& Step 1:

- σ Limit ourselves to ring 3
- - living in deeper rings
- This prevents accidental total system failure
 [except in the case of serious processor bugs]

& Step 2:

- ন্ধ SIGSEGV
- କ୍ଷ SIGILL
- କ୍ଷ SIGFPE
- କ୍ଷ SIGBUS
- a SIGTRAP

arsigma Process will clean up after itself when possible

& Step 3:

- σ Initialize general purpose registers to O
- Arbitrary memory write instructions like add [eax + 4 * ecx], 0x9102 will not hit the injecting process's address space

& Step 3 (continued):

- Memory calculations using an offset: add [eax + 4 * ecx + 0xf98102cd6], 0x9102 would still result in non-zero accesses
- σ Could lead to process corruption
 if the offset falls into the injector's address space

& Step 3 (continued):

- - a 0x000002F
 - a 0x0000A900
 - a 0x00420000
- arsigma The tunneled offsets will not fall into
 - the injector's address space
- ø They will seg fault, but seg faults are caught
- ø The process still won't corrupt itself

 We've handled faulting instructions
 What about non-faulting instructions?
 The analysis needs to continue after an instruction executes
& Set the trap flag prior to executing the candidate instruction
 & On trap, reload the registers to a known state

Surviving

& With these...

ø Ring 3

Surviving

- σ Exception handling
- $\boldsymbol{\varphi}$ Register initialization
- ø Register maintenance
- ø Execution trapping
- & ... the injector survives.

So we now have a way to *search* the instructions space.

ø How do we make sense of the instructions we execute?

Analysis

№ The "sifter" process parses the executions from the injector, and pulls out the anomalies

The Sifter

We need a "ground truth"
Use a disassembler
ø It was written based on the documentation
ø Capstone

Sifting

& Undocumented instruction:

 σ Disassembler doesn't recognize byte sequence and ...

 σ Instruction generates anything but a #UD

& Software bug:

 σ Disassembler recognizes instruction but ...

arsigma Processor says the length is different

& Hardware bug:

ø ???

arsigma No consistent heuristic, investigate when something fails

Sifting

sandsifter - demo

```
shl ebx, 0x6b
           (unk)
             and edx, esi
            imul edx, dword ptr [rbx], 0x58112d43
          movabs dword ptr [0x82d917b0fbb1eb5b], eax
            push rsp
           (unk)
              or eax, 0x13753778
            ftst
             jbe 0xffffffffffffff9
  2
             ile 0xffffffffffffffdb
             and esi, esp
c: 2
             and byte ptr [rax], al
            push -0x33da2f5b
              in eax, dx
             mov esi, 0xe44908d6
             pop rsp
             mov eax, dword ptr [rdi + rax*4 - 0x2f5561f1]
           (unk)
             and dword ptr [rdx], edx
```

```
0
9a8c42843b3e09ee955b8d47d3669fd7
                                  Θ
23d6
                                  0
a35bebb1fbb017d982b12eb7c7f5d8
54
0d78377513
76b7b83510eeef886efd644375bf4daf
                                  4
                                  3
21e6f610380470d0d183b9db8855dfb3
68a5d025cc8fe073716ae07966c82896
bed60849e4abbe0392a277481434afa7
8b84870f9eaad06fd081b5c4470bb596
d94ae5
21124b12f1f59d65adff800c0e8162c3
```

2,259,724 39800/s

112

dbe11023eeb94b7a436193c6c73b60be 0abd37538a7f3035f10e704311891 f0d97a9c3f2542c1047a092b1fdb66f ifc207323fcb7c7e8b88320fc2587b18

(sandsifter)

v: 1

s: 5

l:

VIA Nano U3500@1000MHz

arch: 32 / processor: 0 / vendor: CentaurHauls / family: 6 / model: n/a / stepping: 8 / ucode: n/a

<pre>> > 0f > 0f0d > 0f18 > 0f1a > 0f1b > 0f1b > 0f1c > 0f1d. > 0f1e > 0f1f</pre>		<pre>instruction: Ofa7c2 prefixes: valids: lengths: signums: signals: sicodes:</pre>	() (1) (3) (5) (sigtrap) (2)	
<pre>> 0fa7</pre>	I	<pre>analysis: capstone: (unk) n/a ndisasm: (unknown) n/a objdump: (unknown) n/a</pre>		

j: down, J: DOWN
k: up, K: UP
l: expand L: all
h: collapse H: all
g: start G: end
{: previous }: next
g: quit and print

(summarizer)

№ We now have a way to systematically scan our processor for secrets and bugs

Scanning

& I scanned eight systems in my test library.

Scanning

k Hidden instructions
k Ubiquitous software bugs
k Hypervisor flaws
k Hardware bugs

Results

Hidden instructions

& Scanned: Intel Core i7-4650U CPU

Intel hidden instructions

& OfOdxx

- σ Undocumented for non-/1 reg fields
- & Of18xx, Of{1a−1f}xx
 - σ Undocumented until December 2016
- & Ofae{e9-ef, f1-f7, f9-ff}
 - ${\it \sigma}$ Undocumented for non-0 r/m fields until June 2014

Intel hidden instructions

```
k dbe0, dbe1
k df{cO-c7}
k f1
k {cO-c1}{3O-37, 7O-77, bO-b7, fO-f7}
k {dO-d1}{3O-37, 7O-77, bO-b7, fO-f7}
k {d2-d3}{3O-37, 7O-77, bO-b7, fO-f7}
k f6 /1, f7 /1
```

Intel hidden instructions

& Scanned: AMD Athlon (Geode NX1500)

AMD hidden instructions

& OfOf{40-7f}{80-ff}{xx}

AMD hidden instructions

& Scanned: VIA Nano U3500, VIA C7-M

VIA hidden instructions

& OfOdxx

VIA hidden instructions

& What do these *do?*

ø Some have been reverse engineered

ø Some have no record at all.

Hidden instructions

& Issue:

- Every disassembler we tried as the"ground truth" was littered with bugs.

 Most bugs only appear in a few tools, and are not especially interesting
 Some bugs appeared in *all* tools
 These can be used to an attacker's advantage.

№ 66e9xxxxxxx (jmp)№ 66e8xxxxxxx (call)

& 66e9xxxxxx (jmp) & 66e8xxxxxx (call)

 k In x86_64
 k Theoretically, a jmp (e9) or call (e8), with a data size override prefix (66)
 ø Changes operand size from default of 32
 a Does that mean 16 bit or 64 bit?
 a Neither. 66 is ignored by the processor here.

& Everyone parses this wrong.





Software bugs (IDA)

Software bugs (VS)



 An attacker can use this to mask malicious behavior
 Throw off disassembly and jump targets to cause analysis tools to miss the real behavior

000000000040	004ed <ma< th=""><th>in>:</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></ma<>	in>:							
4004ed:	55								
4004ee:	18 8	9 e5							
4004f1:	66 e	9 00	00						
4004f5:	05 0	000	00	00					
4004fa:	05 U	00 0	00	00					
4004ff:	48 b	8 b8	11	22	33	44	ff	e0	90
400509:	48 b	8 b8	11	22	33	44	ff	e0	90
400513:	48 b	8 b8	11	22	33	44	ff	e0	90
40051d:	48 b	8 b8	11	22	33	44	ff	e0	90
400527:	48 b	8 b8	11	22	33	44	ff	e0	90
400531:	48 b	8 b8	11	22	33	44	ff	e0	90
40053b:	48 b	8 b8	11	22	33	44	ff	e0	90

push	Contractory of the local division of the loc	<u>sepp</u>
MOV		%rsp,%rbp
jmpw	1	4f5 <nit-0x3ffeb3></nit-0x3ffeb3>
add		\$0x0, eax
add		\$0x0,%eax
mova	bs	\$0x90e0ff44332211b8,%rax
mova	bs	\$0x90e0ff44332211b8,%rax
mova	bs	\$0x90e0ff44332211bo%rax
mova	bs	\$0x90e0ff44332211b8
mova	bs	\$0x90e0ff4433221108,%rax
mova	bs	\$0x90e0tt44332211b8,%rax
mova	bs	\$0x90e0ff44332211b8,%rax

Software bugs (objdump)



Software bugs (QEMU)

& 66 jmp

& Why does everyone get this wrong?

& AMD: override changes operand to 16 bits, instruction pointer truncated

& Intel: override ignored.

 Issues when we can't agree on a standard ø sysret bugs
 Either Intel or AMD is going to be vulnerable when there is a difference
 Impractically complex architecture ø Tools cannot parse a jump instruction

Hypervisor bugs

 In an Azure instance, the trap flag is missed on the cpuid instruction
 (cpuid causes a vmexit, and the hypervisor forgets to emulate the trap)

Azure hypervisor bugs
deltaop:-/_research/sandsifter\$ >>>

I

Azure hypervisor bugs

- σ Difficult to find
- σ Difficult to fix

& Scanned: ø Quark, Pentium, Core i7

Intel hardware bugs

k fOOf bug on Pentium (anti-climactic)

Intel hardware bugs

& Scanned: ø Geode NX1500, C-50

AMD hardware bugs

 On several systems, receive a #UD exception prior to complete instruction fetch
 Per AMD specifications, this is incorrect.
 #PF during instruction fetch takes priority
 ... until ...

AMD hardware bugs

AMD64 Technology



Table 8-8. Simultaneous Interrupt Priorities

Interrupt Priority	Interrupt Condition	Interrupt Vector
(High) 0	Processor Reset	
	Machine-Check Exception	18
1	External Processor Initialization (INIT)	
	SMI Interrupt	
	External Clock Stop (Stpclk)	
2	Data, and I/O Breakpoint (Debug Register)	1
	Single-Step Execution Instruction Trap (RFLAGS.TF=1)	
3	Non-Maskable Interrupt	2
4	Maskable External Interrupt (INTR)	32-255
5	Instruction Breakpoint (Debug Register)	1
	Code-Segment-Limit Violation ¹	13
	Instruction-Fetch Page Fault ¹	14
6	Invalid Opcode Exception ¹	6
	Device-Not-Available Exception	7
	Instruction-Length Violation (> 15 Bytes)	13

Note:

This reflects the relative priority for faults encountered when fetching the first byte of an instruction. In the fetching and decoding of subsequent bytes of an instruction, an Invalid Opcode exception may be detected and raised before a fetch-related fault would be seen on a later byte. This behavior is model-dependent.

& Scanned: ø TM5700

Transmeta hardware bugs

Instructions: Of{71,72,73}xxxx
 Can receive #MF exception during fetch
 Example:

 σ Pending x87 FPU exception

- ø psrad mm4, -0x50 (0f72e4b0)
- ø #MF received after 0f72e4 fetched
- σ Correct behavior: #PF on fetch,
 last byte is still on invalid page

Transmeta hardware bugs

⊾ Found on one processor...

- & An apparent "halt and catch fire" instruction
 - ☞ Single malformed instruction in ring 3 locks the processor
 - σ Tested on 2 Windows kernels, 3 Linux kernels
 - Kernel debugging, serial I/O,
 interrupt analysis seem to confirm
- & Unfortunately,
 - not finished with responsible disclosure
- & No details available

on chip, vendor, or instructions

ring 3 processor DoS: demo



k First such attack found in 20 years (since Pentium f00f)

Significant security concern: processor DoS from unprivileged user

Letails (hopefully) released within the next month (stay tuned)

& Open sourced:

- σ The sandsifter scanning tool
- ø github.com/xoreaxeaxeax/sandsifter

& Audit your processor, break disassemblers/emulators/hypervisors, halt and catch fire, etc.

k I've only scanned a few systems
k This is a fraction of what I found on mine
k Who knows what exists on yours

& Check your system & Send us results if you can

& Don't blindly trust the specifications.

Sandsifter lets us introspect the black box at the heart of our systems.

& github.com/xoreaxeaxeax & sandsifter & M/o/Vfuscator & REpsych & x86 0-day PoC & Etc.

& Feedback? Ideas?

&domas ø@xoreaxeaxeax øxoreaxeax@gmail.com

