Using Undocumented CPU Behaviour to See into Kernel Mode and Break KASLR in the Process

Anders Fogh and Daniel Gruss

August 4, 2016

This talk is about a class of microarchitectorial attacks

- Not about software bugs
- It is about CPU design as an attack vector
- But not about Instruction Set Architecture
- Focus on Intel x86-64 applies to other architectures too

Take aways

Take aways

- CPU design is security relevant
- Prefetch instructions leak information

Take aways

Take aways

- CPU design is security relevant
- Prefetch instructions leak information

Exploit this to:

- Locate a driver in kernel = defeat KASLR
- Translate Virtual to physical addresses for other attacks

Introduction

Memory subsystem

Kernel Address-space Layout Randomization (KASLR)

Prefetch Side Channel

Prefetching the Kernel

Case study: Defeating Windows 7 KASLR

Case study: Exploiting direct-physical maps

Bonus material

Introduction

The chamber of secrets

NOTE

The chamber of secrets

NOTE

Using the PREFETCH instruction is recommended only if data does not fit in cache.

The chamber of secrets

NOTE

Using the PREFETCH instruction is recommended only if data does not fit in cache. Use of software prefetch should be limited to memory addresses that are managed or owned within the application context.

NOTE

Using the PREFETCH instruction is recommended only if data does not fit in cache. Use of software prefetch should be limited to memory addresses that are managed or owned within the application context. Prefetching to addresses that are not mapped to physical pages can experience non-deterministic performance penalty.

NOTE

Using the PREFETCH instruction is recommended only if data does not fit in cache. Use of software prefetch should be limited to memory addresses that are managed or owned within the application context. Prefetching to addresses that are not mapped to physical pages can experience non-deterministic performance penalty. For example specifying a NULL pointer (OL) as address for a prefetch can cause long delays.

PLEASE

PLEASE,

only use prefetch as Intel intends

PLEASE,

only use prefetch as Intel intends, or else Intel will be angry

PLEASE,

only use prefetch as Intel intends, or else Intel will be angry, and there is no reason why anyone would measure the execution time.



Whoami

- Anders Fogh
- Principal Security Researcher, GDATA Advanced Analytics
- Playing with malware since 1992
- Twitter: @anders_fogh
- Email: anders.fogh@gdata-adan.de



Whoami

- Daniel Gruss
- PhD Student, Graz University of Technology
- Currently intern at Microsoft Research Cambridge
- Twitter: @lavados
- Email: daniel.gruss@iaik.tugraz.at





And the team

The research team

- Clémentine Maurice
- Moritz Lipp
- Stefan Mangard

from Graz University of Technology



Memory subsystem

Memory (DRAM) is slow compared to the CPU

- buffer frequently used memory for the CPU
- every memory reference goes through the cache
- transparent to OS and programs

Memory Access Latency

cache hits cache misses



Data Caches



Last-level cache:

- shared memory shared is in cache, across cores!
- $\rightarrow\,$ physically indexed
- need physical address to manipulate
- only one cache entry per physical address

Unprivileged cache maintainance

User programs can optimize cache usage:

- prefetch: suggest CPU to load data into cache
- clflush: throw out data from all caches

... based on virtual addresses

Caches: Software control

There are 5 prefetch instructions:

- prefetcht0: suggest CPU to load data into L1
- prefetcht1: suggest CPU to load data into L2
- prefetcht2: suggest CPU to load data into L3
- prefetchnta: suggest CPU to load data for non-temporal access
- prefetchw: suggest CPU to load data with intention to write

actual behaviour varies between CPU models

The prefetch instructions are somewhat unusual

- Hints can be ignored by the CPU
- Do not check privileges or cause exceptions

Why address translation: Run multiple processes securely on a single CPU

- Let applications run in their own virtual address space
- Create exchangeable map from "virtual memory" to "physical memory"
- Privileges are checked on memory accesses
- Managed by the operating system kernel

Address translation on x86-64



Address Translation Caches

Problem: translation tables are stored in physical memory

Solution: Address Translation Caches



Kernel Address-space Layout Randomization (KASLR)

Kernel is mapped in every process



Address-Space Layout Randomization (ASLR)

- Kernel and drivers at randomized offsets in virtual memory
- Mitigates code reuse attacks e.g. return-oriented-programming
- Attacks based on read primitives or write primitives

Address-Space Layout Randomization (ASLR)

- Kernel and drivers at randomized offsets in virtual memory
- Mitigates code reuse attacks e.g. return-oriented-programming
- Attacks based on read primitives or write primitives
- But: leaking kernel/driver addresses defeats ASLR

Kernel direct-physical map



Kernel direct-physical map



Available on many operating systems / hypervisors

- OS X
- Linux
- BSD
- Xen PVM (Amazon EC2)

But not on Windows!
Prefetch Side Channel

1.

The kernel is mapped in every process

1.

The kernel is mapped in every process

2.

- The prefetch instruction takes a virtual address as input
- To manipulate L3 a physical address is needed
- = The prefetch instruction must translate

1.

The kernel is mapped in every process

2.

- The prefetch instruction takes a virtual address as input
- To manipulate L3 a physical address is needed
- = The prefetch instruction must translate

3.

- The prefetch instruction does not check privileges
- = Any address can be prefetched

1.

The kernel is mapped in every process

2.

- The prefetch instruction takes a virtual address as input
- To manipulate L3 a physical address is needed
- = The prefetch instruction must translate

3.

- The prefetch instruction does not check privileges
- = Any address can be prefetched

4.

- Translation is cached
- Lookup searches caches in a fixed order

1.

The kernel is mapped in every process

2.

- The prefetch instruction takes a virtual address as input
- To manipulate L3 a physical address is needed
- = The prefetch instruction must translate

3.

- The prefetch instruction does not check privileges
- = Any address can be prefetched

4.

- Translation is cached
- Lookup searches caches in a fixed order

Can we measure a time difference?

There is a timing difference!



Idea: Would this also work on inaccessible kernel memory?

Prefetching the Kernel

Definition of our translation oracle

 Timing the prefetch instruction on an arbitrary address will recover the translation level

Recovering /proc/pid/pagemap in 4 steps:

1. Recover mappings in PML4 by using the translation oracle on kernel addresses

Recovering /proc/pid/pagemap in 4 steps:

- 1. Recover mappings in PML4 by using the translation oracle on kernel addresses
- 2. Recover mappings in PDPT by using the translation oracle on kernel addresses

Recovering /proc/pid/pagemap in 4 steps:

- 1. Recover mappings in PML4 by using the translation oracle on kernel addresses
- 2. Recover mappings in PDPT by using the translation oracle on kernel addresses
- 3. Recover mappings in PD by using the translation oracle on kernel addresses

Recovering /proc/pid/pagemap in 4 steps:

- 1. Recover mappings in PML4 by using the translation oracle on kernel addresses
- 2. Recover mappings in PDPT by using the translation oracle on kernel addresses
- 3. Recover mappings in PD by using the translation oracle on kernel addresses
- 4. Recover mappings in PT by using the translation oracle on kernel addresses

Recovering /proc/pid/pagemap in 4 steps:

- 1. Recover mappings in PML4 by using the translation oracle on kernel addresses
- 2. Recover mappings in PDPT by using the translation oracle on kernel addresses
- 3. Recover mappings in PD by using the translation oracle on kernel addresses
- 4. Recover mappings in PT by using the translation oracle on kernel addresses

Complete process takes from seconds to hours depending on how pages are actually mapped by the operating system.

The address-translation oracle tell us whether virtual address p and \bar{p} map to the same physical address

1. Use clflush to remove p from cache

The address-translation oracle

The address-translation oracle tell us whether virtual address p and \bar{p} map to the same physical address

- 1. Use clflush to remove p from cache
- 2. Use prefetch to load \bar{p} into cache

The address-translation oracle

The address-translation oracle tell us whether virtual address p and \bar{p} map to the same physical address

- 1. Use clflush to remove p from cache
- 2. Use prefetch to load \bar{p} into cache
- 3. time access of p. If fast it was cached: $p\!\!:$ maps to the same physical memory as \bar{p}

Beware! prefetch is a hint!

The CPU may reorder instructions – a look at rdtscp



The CPU may reorder instructions – a look at rdtscp



The CPU may reorder instructions – a look at rdtscp



The CPU may reorder instructions – a look at mfence



The CPU may reorder instructions – a look at mfence



The CPU may reorder instructions – a look at mfence



The CPU may reorder instructions



but not over cpuid!

The CPU may reorder prefetch instruction – a look at rdtscp



The CPU may reorder prefetch instruction – a look at rdtscp



The CPU may reorder prefetch instruction – a look at rdtscp



The CPU may reorder instructions - a look at mfence



The CPU may reorder instructions - a look at mfence



The CPU may reorder instructions - a look at mfence



- prevent reordering of prefetch if necessary
- avoid noise from cpuid if possible

- prevent reordering of prefetch if necessary
 - = mfence rdtscp cpuid target instruction cpuid rdtscp mfence
- avoid noise from cpuid if possible

- prevent reordering of prefetch if necessary
 - = mfence rdtscp cpuid target instruction cpuid rdtscp mfence
- avoid noise from cpuid if possible
 - = mfence cpuid rdtscp target instruction rdtscp cpuid mfence

- prevent reordering of prefetch if necessary
 - = mfence rdtscp cpuid target instruction cpuid rdtscp mfence
- avoid noise from cpuid if possible
 - = mfence cpuid rdtscp target instruction rdtscp cpuid mfence

We use either the <code>prefetchnta</code> or <code>prefetcht2</code> instructions and a <code>mov</code> instruction for memory access

Case study: Defeating Windows 7 KASLR

Windows 7 Memory layout

HAL and kernel located bewetween

- start: 0xffff f800 0000 0000
- > end:Oxffff f87f ffff ffff
- Kernel drivers
 - start: 0xffff f880 0000 0000
 - > end:Oxffff f8ff ffff ffff
1. Map the drivers address space using translation recovery attack

- 1. Map the drivers address space using translation recovery attack
- 2. Evict the page translation caches: Sleep() and/or access large memory buffer

- 1. Map the drivers address space using translation recovery attack
- 2. Evict the page translation caches: Sleep() and/or access large memory buffer
- 3. Perform a syscall to targeted driver

- 1. Map the drivers address space using translation recovery attack
- 2. Evict the page translation caches: Sleep() and/or access large memory buffer
- 3. Perform a syscall to targeted driver
- 4. Time prefetch(PageAddress)

- 1. Map the drivers address space using translation recovery attack
- 2. Evict the page translation caches: Sleep() and/or access large memory buffer
- 3. Perform a syscall to targeted driver
- 4. Time prefetch(PageAddress)
- 5. Repeat 2,3,4 for all pages found in 1

Fastest average access time is right address.

Locate Kernel Driver (defeat KASLR)



Case study: Exploiting direct-physical maps

Kernel exploits

- Overwrite return address
- $\rightarrow\,$ jump to userspace code
- Overwrite stack pointer
- $\rightarrow~$ switch to userspace stack

Mitigating kernel exploits

- Jump to userspace code? Nope! Hardware prevents that.
- = Supervisor-mode execution prevention (SMEP)
- Switch to userspace stack? Nope! Hardware prevents that.
- = Supervisor-mode access prevention (SMAP)

Kernel direct-physical map



Evading the mitigation

- Get direct-physical-map address of userspace address
- $\rightarrow\,$ jump/switch there

Known as "ret2dir" attacks Kemerlis et al. 2014

Mitigating the evasion

Getting rid of direct-physical map?

Mitigating the evasion

- Getting rid of direct-physical map? Apparently not.
- $\rightarrow\,$ Do not leak physical addresses to user

- use known address or translation recovery attack to find the direct-physical-map
- find user mode address in with direct-physical map using address-translation oracle

Circumventing the mitigation



- immediately leaks a direct-physical map address
- ightarrow no information leak necessary (compared to ret2dir)
- if direct-physical map offset is known
- $\rightarrow~$ leaks physical address

- works on Linux
- works on OSX
- works on Xen PVM (on Amazon EC2)
- does not work on Windows
 - no direct-physical map ;)

Powerful side channel in the cloud

- infer user input
- crypto key recovery
- cross-VM, cross-core, even cross-CPU
- any architecture

Cache mapping



- slice function H unknown
- reverse-engineered by Hund et al.
 2013; Maurice et al. 2015; Inci et al.
 2015; Yarom et al. 2015
- $\rightarrow\,$ we need the physical address

Rowhammer: yet another attack requiring physical address information

- Rowhammer: bit flip at a random location in DRAM
- $\blacktriangleright\,$ exploitable $\rightarrow\,$ gain root privileges Seaborn and Dullien 2015

"It's like breaking into an apartment by repeatedly slamming a neighbor's door until the vibrations open the door you were after" – Motherboard Vice



row buffer



















DRAM organization example



Æ		
ba	ink 0	
	row 0	
	row 1	
	row 2	
	row 32767	
	row buffer	

- bits in cells in rows
- access: activate row, copy to row buffer
- cells leak \rightarrow refresh necessary
- cells leak faster upon proximate accesses

DRAM mapping functions on a DDR4 system



Again: based on physical addresses

Summary

- Defeat SMAP/SMEP through direct-physical map
- Leak physical addresses
 - Perform cache attacks
 - Perform Rowhammer attacks

Black Hat Sound Bytes.

- CPU Design is security relevant (prefetch leaks significant information)
- We can locate a driver in the kernel and thus break KASLR
- We can break SMAP/SMEP and get physical addresses to assist other attacks

Using Undocumented CPU Behaviour to See into Kernel Mode and Break KASLR in the Process

Anders Fogh and Daniel Gruss

August 4, 2016

Bonus material
Stronger Kernel Isolation



Bibliography I

- Hund, Ralf et al. (2013). "Practical Timing Side Channel Attacks against Kernel Space ASLR". In: S&P'13.
- Inci, Mehmet Sinan et al. (2015). "Seriously, get off my cloud! Cross-VM RSA Key Recovery in a Public Cloud". In: Cryptology ePrint Archive, Report 2015/898, pp. 1–15.
- Kemerlis, Vasileios P et al. (2014). "ret2dir: Rethinking kernel isolation". In: USENIX Security Symposium, pp. 957–972.
- Maurice, Clémentine et al. (2015). "Reverse Engineering Intel Complex Addressing Using Performance Counters". In: RAID.
- Seaborn, Mark and Thomas Dullien (2015). "Exploiting the DRAM rowhammer bug to gain kernel privileges". In: Black Hat 2015 Briefings.
- Yarom, Yuval et al. (2015). "Mapping the Intel Last-Level Cache". In: Cryptology ePrint Archive, Report 2015/905, pp. 1–12.