SGX Secure Enclaves in Practice Security and Crypto Review

JP Aumasson, Luis Merino



This talk

- First SGX review from real hardware and SDK
- Revealing undocumented parts of SGX
- Tool and application releases

Intel[®] Software Guard Extensions

Intel® SGX is an Intel® Architecture extension designed to increase the security of application code.

Props

- Victor Costan (MIT)
- Shay Gueron (Intel)
- Simon Johnson (Intel)
- Samuel Neves (Uni Coimbra)
- Joanna Rutkowska (Invisible Things Lab)
- Arrigo Triulzi
- Dan Zimmerman (Intel)
- Kudelski Security for supporting this research

Agenda

- .theory What's SGX, how secure is it?
- .practice Developing for SGX on Windows and Linux
- .theory Cryptography schemes and implementations
- .practice Our projects: reencryption, metadata extraction

What's SGX, how secure is it?

Supervisor Instruction	Description	User Instruction	Description
ENCLS[EADD]	Add a page	ENCLU[EENTER]	Enter an Enclave
ENCLS[EBLOCK]	Block an EPC page	ENCLU[EEXIT]	Exit an Enclave
ENCLS[ECREATE]	Create an enclave	ENCLU[EGETKEY]	Create a cryptographic key
ENCLS[EDBGRD]	Read data by debugger	ENCLU[EREPORT]	Create a cryptographic report
ENCLS[EDBGWR]	Write data by debugger	ENCLU[ERESUME]	Re-enter an Enclave
ENCLS[EEXTEND]	Extend EPC page measurement		
ENCLS[EINIT]	Initialize an enclave		
ENCLS[ELDB]	Load an EPC page as blocked		
ENCLS[ELDU]	Load an EPC page as unblocked		
ENCLS[EPA]	Add version array		

New instruction set in Skylake Intel CPUs since autumn 2015

SGX as a reverse sandbox Protects **enclaves of code/data** from

- **Operating System**, or hypervisor
- BIOS, firmware, drivers
- System Management Mode (SMM)
 - \circ aka ring -2
 - Software "between BIOS and OS"
- Intel Management Engine (ME)
 - \circ aka ring -3
 - "CPU in the CPU"
- By extension, **any remote attack**







Simplified workflow

- 1. Write enclave program (no secrets)
- 2. Get it attested (signed, bound to a CPU)
- 3. Provision secrets, from a remote client
- 4. Run enclave program in the CPU
- 5. Get the **result**, and a proof that it's the result of the intended computation



Example: make reverse engineer impossible

- 1. Enclave generates a key pair
 - a. Seals the private key
 - b. Shares the **public key** with the authenticated client
- 2. Client sends code encrypted with the enclave's public key
- 3. CPU decrypts the code and executes it



A trusted computing enabler

- Or secure computing on someone else's computer
- Not a new idea, key concepts from the 1980s
- Hardware-enforced security requires:
- Trusted computing base
- Hardware secrets
- Remote attestation
- Sealed storage
- Memory encryption



Trusted computing base

- CPU's package boundary: IC, ucode, registers, cache
- Software components used for attestation (mainly **QE**)
- You have to trust Intel anyway if you use an Intel CPU :-)

Reflections on Trusting Trust

To what extent should one trust a statement that a program is free of Trojan horses? Perhaps it is more important to trust the people who wrote the software.

Caveats:

You need a trusted dev environment for creating enclaves
No secure human I/O: enclave may compute the right result, but the system may show the wrong one on the screen

Hardware secrets

Two 128-bit keys fused at production:

- Root provisioning key
- Root **seal key** (not known to Intel)
- Derived keys depend on the seal key, so Intel can't know them



Image: Intel

Remote attestation

Proof that an enclave runs a given software, inside a given CPU, with a given security level, for a given ISV

SGX mostly useless without



Image: Intel

Sealed storage

Enclaves' data/code is **not secret**

Secrets are provisioned later, and can be encrypted to be stored out of the enclave through the **sealing** mechanism:

• Encrypted blob

- Stored **outside** the enclave
- Only decryptable by the enclave
- Different keys generated for debug- and production-mode
- Backward compatibility with newer security version numbers
- Replay protection, possible time-based policies

Security limitations

Cache-timing attacks

 Programs should be constant-time, cache-safe (SGX won't transform insecure software into secure software)

Physical attacks

 Need physical access, may destroy the chip (such as laser fault injection attacks)

Microcode malicious patching

• Needs special knowledge, persistence difficult

Vulnerability research

SGX is complex, unlikely to be bug-free

Most SGX is black-box, with a large part implemented in ucode :-/

- Complex instructions like EINIT, EGETKEY: partially documented, but all ucode; black-box testing/fuzzing?
- **Platform software**: Drivers, critical Intel enclaves, etc.
- **SDK**: Debug-mode libs available for SGX' libc and crypto

Vulnerabilities can be disclosed at https://security-center.intel.com/

CPU bugs

From Intel's 6th Generation family specs update

No Fix	ENCLU[EGETKEY] Ignores KEYREQUEST.MISCMASK
No Fix	ENCLU[EREPORT] May Cause a #GP When TARGETINFO.MISCSELECT is Non-Zero
No Fix	ENCLS[ECREATE] Causes #GP if Enclave Base Address is Not Canonical
No Fix	ENCLS[EINIT] Instruction May Unexpectedly #GP
No Fix	The SMSW Instruction May Execute Within an Enclave
No Fix	Intel® SGX Enclave Accesses to the APIC-Access Page May Cause APIC-Access VM Exits

Bugs in dependencies

Example: SGX' aesm_service.exe uses OpenSSL

"ASN.1 part of OpenSSL 1.0.1m 19 Mar 2015"

Is CVE-2016-2108 exploitable?

CVSS Score	10.0
Confidentiality Impact	Complete (The revealed.)
Integrity Impact	Complete (The system protect

The ASN.1 implementation in OpenSSL before 1.0.10 and 1.0.2 before 1.0.2c allows remote attackers to execute arbitrary code or cause a denial of service (buffer underflow and memory corruption) via an ANY field in crafted serialized data, aka the "negative zero" issue.

Publish Date : 2016-05-04 Last Update Date : 2016-06-10

Can SGX be patched?

Yes for most of it, including trusted enclaves & microcode

1.4 Upgrading the TCB

The architecture of SGX was designed so that if certain classes of vulnerabilities are discovered in SGX, they can be removed by an upgrade to the platform. This is process is referred to as TCB Recovery. It is desirable in those cases that the new TCB be reflected in the platform's attestations. The

For the processor logic, a microcode update can be released to remedy certain security issues. The process for performing such an update is described in the Intel IA32 Software Developers Manual [2]. The

The memory encryption crypto cannot be patched (hardware)

Developing for SGX

Enclave1 - Microsoft Visual Studio FILE EDIT VIEW PROJECT BUILD DEBUG TEAM TO TO TO Solution Explorer TO TO TO TO TO TO TO TO TO TO	DOLS TE <u>S</u> T A <u>N</u> ALYZE <u>W</u> INDOW <u>H</u> ELP pugger * Debug * Win32 ProviderEnclave.edl ConsoleApplication1.cpp (Global Scope)	ProviderEnclave.cpp ≠ × sgx_key_exchange.h
Search Solution Explorer (Ctrl+:)	return 3;	
 Solution 'Enclave1' (3 projects) ConsoleApplication1 Sectoral Dependencies Generated Files Henclave1_u.c Enclave1_u.h ProviderEnclave_u.c ProviderEnclave_u.h Header Files stdafx.h targetver.h Resource Files Source Files + ConsoleApplication1.cpp 	<pre>} // compute shared secret if(SGX_SUCCESS != sgx_ecc256_compute { return 4; } // dont care result sgx_ecc256_close_context(ecc_context) // derive smk key derive_key(&dh_key, 0, smk_key); // compose message: // sgx_ec256_public_t g_b; memcpy(&msg2->g_b, &ecc_public, size // sgx_spid_t spid; memcpy(&msg2->spid, &spid, sizeof(spi) </pre>	<pre>e_shared_dhkey(&ecc_private, (sgx_ec256_public_t*)&msg1 ;; /* the Endian-ness of Gb is Little-Endian */ eof(sgx_ec256_public_t)); gx_spid_t));</pre>
 ++ ConsoleApplication1.cpp Enclave1.edl 	<pre>memcpy(&msg2->spid, &spid, sizeof(spid) // sgx_quote_sign_type_t quote_type_t</pre>	gx_spid_t)); /pe; /* linkable or unlinkable Quote */

Setup

- Purchase an SGX-enabled Skylake CPU
- Enable SGX in the **BIOS** (if supported)
- Windows:
 - Install MS Visual Studio Professional 2012 (30-days trial)
 - Install Intel Platform Software and SDK
- Linux: download and build Platform Software and SDK



HTTPS download of the SDK? Yes but no



Same issue with the PSW download

Expired SDK installer cert

Observed on **April 7th**, 2016, reported to Intel (now fixed)

	mpatibili	y Digital S	ignatures	Security	Details	Previous	Versions
Digital	Signatu	ure Details				?	\times
Genera	Advar	iced					
L	Corti	tal Canatu	na Infann	antion			
	General	Details Ce	ertification	Path			
		Certific	ate Infor	mation			
	This	certificate	e is intend	led for th	e followir	n <mark>g purpo</mark> s	se(s):
	This	certificate Ensures Protects	e is intend software ca software fr	ded for th ame from s rom alterat	e followir software p ion after p	ng purpos ublisher publication	se(s):
	This	certificate Ensures Protects	e is intend software ca software fr	ded for th ame from s rom alterat	e followir software p ion after p	ig purpo s ublisher oublication	se(s):
C	This	certificate Ensures s Protects s	e is intenc software c software fi	led for th ame from s rom alterat	e followir software p ion after p	ng purpos ublisher ublication	se(s):
- (This	• certificate • Ensures s • Protects : Issued to	e is intend software c software fr : Intel(R)	ded for the ame from s rom alterat	e followir software p ion after p	ng purpos ublisher oublication	se(s):
	This	e certificate • Ensures s • Protects s Issued to Issued by	e is intend software c software fr : Intel(R) r: Intel Ex	ded for th ame from s rom alterat	e followir software p ion after p on c Issuing (ng purpos ublisher ublication	se(s):
	This	Exertificate Ensures : Protects : Issued to Issued by Valid from	e is intend software c software fr : Intel(R) : Intel Ex n 3/25/20	ded for th ame from s rom alterat) Corporation ternal Basion)15 to 3/3	e followir software p ion after p on c Issuing (24/2016	ng purpos ublisher uublication	se(s):
	This	secretificate • Ensures s • Protects : Issued to Issued by Valid from	e is intend software c software fr : Intel(R) r: Intel Ex n 3/25/20	ded for th ame from s rom alterat) Corporation (ternal Basis))15 to 3/3 Install Ce	e followir software p ion after p on c Issuing (24/2016 ertificate	ng purpos ublisher nublication	se(s):

Platform Software (PSW)

Required to **run** SGX enclaves, contains:

- Drivers, service, DLLs
- Intel privileged enclaves:
 - o le.signed.dll: Launch policy enforcement
 - qe.signed.dll: EPID, remote attestation
 - o pse.signed.dll: Provisioning service
- All PEs have **ASLR and DEP** enabled

PEs signed, FORCE_INTEGRITY not set

SDK

Required to **develop** SGX enclaves and applications under Visual Studio 2012 Professional (not free, license needed).

- **SGX libs**: Intel-custom libc and crypto lib, each coming in two versions, debug and release
- Tools:
 - o sgx_edger8r to generate glue code
 - o sgx_sign to sign enclaves with our dev key
- **Example code**, not fully reliable

Debugging and disassembly

Visual Studio debugger for **debug-mode** enclaves

Release-mode enclaves undebuggable, like one big instruction

SGX decoded by the popular disassemblers (IDA, r2, etc.)

[10172] host.exe	▼ [£]	Suspend 👻 🎦 Thread:	[6916] Main Thread	•
P Disassembly	y 😐 🗙 sgx_error.h	sgx_tcrypto.h	enclave_test.cpp	enclave_
test(unsignedint@	64, _status_t *, unsigned o	char *, unsigned char *)		
g Options				
BC je	test+66h (0B215C	6h)		
BE mov	eax,dword ptr [r	etval]		
C1 mov	ecx,dword ptr [m	s]		
C4 mov	dword ptr [eax],	есх		
turn status;				
C6 mov	eax,dword ptr [s	tatus]		
C9 push	edx			
	[10172] host.exe Disassembly test(unsignedinte g Options BC je BE mov C1 mov C4 mov turn status; C6 mov C9 push	[10172] host.exe Image: Signal of the state of the	[10172] host.exe Disassembly + X sgx_error.h sgx_tcrypto.h test(unsignedint64, _status_t *, unsigned char *, unsigned char *) g Options BC je test+66h (ØB215C6h) BE mov eax,dword ptr [retval] C1 mov ecx,dword ptr [ms] C4 mov dword ptr [eax],ecx turn status; C6 mov eax,dword ptr [status]	[10172] host.exe Disassembly + X sgx_error.h sgx_tcrypto.h enclave_test.cpp

Developing an enclave application

An SGX-based applications is partitioned in two parts:

- **Untrusted**: Starts the enclave, interacts with external parties
- Trusted: Executes trusted code using secrets
- They can call each other ("ecalls" and "ocalls")

Challenges:

- Minimize the enclave's code, to reduce attack surface
- Validate **untrusted inputs** (the OS can't be trusted)

Dev constraints

- Syscalls & some CPU instructions are not allowed
- Enclaves are **statically linked** (all code must be measured)
- ring3 only, no kernel mode
- Can't use the real thing easily
 - **Debug** mode is not secure
 - Release mode needs an Intel approved developer key (human interaction and NDA required)

Launching enclaves

- Developers need to be SGX licensees
- OCSP signer certificate status check (cacheable)
- Launch Enclave checks attributes and provides a token signed with the launch key (derives from HW secrets)

Major change ahead:

Intel will enable custom Launch Enclaves in future CPUs, as recent documents indicate, to enable **custom launch policies**

Remote attestation

We want to:

- Remotely verify the enclave integrity
- Establish a secure channel client–enclave

In practice:

- Handshake to get a *proof* from the enclave + ECDH
- Verify proof yourself: enclave hash, signature, version, !debug
- Verify *proof* against an Intel web service
- If trusted, provision secrets :)

So, how to handle secrets?

- Don't embed them in the code
- Establish trust before provisioning them
- Use a secure channel terminated in the enclave
- Seal them at rest
- Design the interface to ensure they won't leak

At last! Linux SDK and PSW

Released on June 25th

01	INTEL	° SOFTWAI	RE GUARD E)	(TENSION	S FOR LINUX* O	S
	Home	Forums	Overview	Blogs	Documentation	Downloads
TECHNICAL S	PECIFICATIO	NS				

Required Hardware: 6th Generation Core™ processor (or later) based platform with SGX Enabled BIOS support

Supported OS: Ubuntu*-14.04-LTS 64-bit version

```
Supported Languages: C and C++
```

SDK and PSW **source code**, LE/PE/QE binaries https://01.org/intel-softwareguard-eXtensions https://github.com/01org/linux-sgx https://github.com/01org/linux-sgx-driver

Linux SDK & PSW source code

- ~ 170 kLoCs of C(++)
- **BSD** License (+ limited patent license)
- Trusted libc derived from **OpenBSD**'s (and some NetBSD)
- Deps: dlmalloc, Protocol Buffers, STLPort, OpenSSL, etc.

Builds shared libraries and CLI tools

RELRO		STACK CANARY	NX	PIE	RPATH	RUNPATH	FILE
Partial .so	RELRO	Canary found	NX enabled	DSO	No RPATH	No RUNPATH	libsgx_uae_service
RELRO		STACK CANARY	NX	PIE	RPATH	RUNPATH	FILE
Partial	RELRO	No canary found	NX enabled	DSO	No RPATH	No RUNPATH	libsgx_urts_deploy
RELRO		STACK CANARY	NX	PIE	RPATH	RUNPATH	FILE
Partial RELRO	RELRO	Canary found STACK CANARY	NX disabled	DSO PIE	No RPATH RPATH	No RUNPATH RUNPATH	libsgx_urts_sim.so FILE
Partial .jp@sqx:^	RELRO	Canary found	NX enabled	DSO	No RPATH	No RUNPATH	libsgx_urts.so

Prebuilt binaries

https://01.org/sites/default/files/downloads/intelr-software-guard-extensions-linuxos/sqxprebuilt-1.5.80.27216.tar

sha256sum on June 27th:

4d2be629a96ab9fca40b70c668a16448caecd9e44bed47aef02f1c99821d127b

Prebuilt enclaves (LE, QE, PVE) with **symbols**

[Symbols] g_le_mrsigner a_wl_cert_buf G SERVICE ENCLAVE MRSIGNER sgx_le_get_license_token_wrapper g_dyn_entry_table g_wl_root_pubkey sqx_le_init_white_list_wrapper g_is_first_ecall a_ife_lock a_handler_lock a_first_node q_veh_cookie SYNTHETIC_STATE a_xsave_enabled do_relocs spin_acquire_lock init_mparams malloc_global_mutex

le_generate_license_token le_get_license_token_wrapper le_init_white_list le_init_white_list_wrapper a_ecall_table version __intel_security_cookie __stack_chk_guard init_enclave do_init_enclave g_enclave_state g_cpu_feature_indicator sax_is_within_enclave sgx_is_outside_enclave sqx_ocalloc sax_ocfree sax_read_rand

sgx_create_report sax_aet_key sqx_init_crypto_lib sgx_rijndael128_cmac_msg sqx_cmac128_init sqx_cmac128_update sgx_cmac128_final sqx_cmac128_close sgx_ecc256_open_context sqx_ecc256_close_context sgx_ecc256_create_key_pair sgx_ecc256_check_point sgx_ecc256_compute_shared_dhkey sqx_ecc256_compute_shared_dhkey512 sax_ipp_newBN sgx_ipp_secure_free_BN sgx_ipp_DRNGen sqx_ecdsa_sign

Crypto in SGX



Image: Intel

SGX crypto zoo

- RSA-3072 PKCS 1.5 SHA-256, for enclaves signatures
- ECDSA over p256, SHA-256, for launch enclave policy checks
- ECDH and ECDSA (p256, SHA-256), for remote key exchange
- **AES-128** in **CTR, GCM, CMAC** at various places: GCM for sealing, CMAC for key derivation, etc.
- \rightarrow **128-bit** security, except for RSA-3072 (\approx 112-bit)

Memory encryption engine (hw), cf. Gueron's RWC'16 talk:

- New universal hash-based **MAC**, provably secure
- AES-CTR with custom counter block

Built-in SGX crypto lib: "somewhat limited"

Libraries sgx_tcrypto.lib and sgx_tcrypto_opt.lib

Cryptography Library

The Intel® Software Guard Extensions Evaluation SDK includes a trusted cryptography library named sgx_tcrypto. It includes the cryptographic functions used by other trusted libraries included in the SDK, such as the sgx_tservice library. Thus, the functionality provided by this library might be somewhat limited. If you need additional cryptographic functionality, you would have to develop your own trusted cryptographic library.

AES (GCM, CTR), AES-CMAC, SHA-256, ECDH, ECDSA

- Secure, standard algorithms, 128-bit security
- CTR supports weak parameters (e.g. 1-bit counter)

What crypto lib?

Code from Intel's proprietary IPP 8.2 "gold" (2014)

Only binaries available (debug-mode libs include symbols)

AES_GCMEncrypt

Encrypts a data buffer in the GCM mode.

Syntax

IppStatus ippsAES_GCMEncrypt(const Ipp8u* pSrc, Ipp8u* pDst, int len, IppsAES_GCMState*
pState);

Include Files

ippcp.h

Domain Dependencies

Headers: ippcore.h

Libraries: ippcore.lib

SGX crypto lib on Linux

Similar IPP code too, but comes with **source code**

- In sdk/tlibcrypto, external/crypto_px, etc.
- SGX public keys in psw/ae/data/constants/linux

Clean and safe code compared to some other crypto libs

SGX_EC_COMPOSITE_BASE, /* field based on composite */ SGX EC_COMPLICATED BASE, /* number of non-zero terms in the polynomial (> PRIME ARR MAX) */ SGX_EC_IS_ZERO_DISCRIMINANT,/* zero discriminant */ SGX EC COMPOSITE ORDER, /* composite order of base point */ /* invalid base point order SGX_EC_INVALID_ORDER, */ SGX EC IS WEAK MOV, /* weak Meneze-Okamoto-Vanstone reduction attack */ SGX_EC_IS_WEAK_SSA, /* weak Semaev-Smart,Satoh-Araki reduction attack */ SGX EC IS SUPER SINGULAR, /* supersingular curve */ SGX_EC_INVALID_PRIVATE_KEY, /* !(0 < Private < order) */</pre> SGX_EC_INVALID_PUBLIC_KEY, /* (order*PublicKey != Infinity) */ SGX EC INVALID KEY PAIR, /* (Private*BasePoint != PublicKey) */

SDK's AES implementation (Windows)

"To protect against software-based side channel attacks, the crypto implementation of AES-GCM utilizes AES-NI, which is immune to software-based side channel attacks." (SDK documentation)

- **AES-NI used for the rounds (AESENC, AESDEC)**
- Not for the key schedule (no AESKEYGENASSIST)
- Table-based implementation instead with defenses against cache-timing attacks

SDK's AES implementation (Linux)

No AES-NI, textbook implementation instead (slower) S-box = 256-byte table with basic cache-timing mitigation

```
_INLINE Ipp8u getSboxValue(Ipp32u x)
Ipp32u t[sizeof(RijEncSbox)/CACHE_LINE_SIZE];
const Ipp8u* SboxEntry = RijEncSbox +x%CACHE_LINE_SIZE;
Ipp32u i;
for(i=0; i<sizeof(RijEncSbox)/CACHE_LINE_SIZE; i+=0, SboxEntry += 0*CACHE_LINE_SIZE) {
    t[i] = SboxEntry[CACHE_LINE_SIZE*0];
    t[i+1] = SboxEntry[CACHE_LINE_SIZE*1];
    t[i+2] = SboxEntry[CACHE_LINE_SIZE*1];
```

However, AES in prebuilt enclaves to use AES-NI

No weak randomness in SGX' libc?

SGX' libc does not support the weak rand() and srand()

Only RDRAND-based PRNG (not RDSEED):

```
sgx_status_t sgx_read_rand(
    unsigned char *rand,
    size_t length_in_bytes
);
```

"there are some circumstances when the RDRAND instruction may fail. When this happens, the recommendation is to try again up to ten times (...)" (Enclave's writer guide)

sgx_read_rand implements the 10x retry

#define _R /*	RDRAND_RETRY_TIMES 10	do.
* extern * return * no * ze	"C" uint32_t do_rdrand(uint32_t *rand); value: on-zero: rdrand succeeded ero: rdrand failed	0r4
*/		
DECLARE_LC	DCAL_FUNC do_rdrand	
mo∨ \$_	_RDRAND_RETRY_TIMES, %ecx	
.Lrarana_r	retry:	;
.byte	0x0F, 0xC7, 0xF0 /* rarana %eax */	
JC .L	Lrarana_return	(dr.
dec ae	l ndnand notmy	
JIIZ	*vox *vox	
rot	8xux, 8xux	
I rdrand	roturn.	do,
#ifdef IIN	wiix32	
mov	SE WORDSTZE(%esp), %ecx	
#else		
mov	%rdi, %rcx	
#endif		
movl	%eax, (%xcx)	
mov	\$1, %xax	
ret		

```
sdk/trts/linux/trts_pic.S
```

do_rdrand	public o proc nea	lo_rdrand ar
	mov	edx, 0Ah
@rdrand_retry:	rdrand jb dec jnz xor retn	; CODE XREF eax short @rdrand_return edx short @rdrand_retry rax, rax
; @rdrand_return: do_rdrand	mov mov retn endp	; CODE XREF [rcx], eax rax, 1

sgx_trts.lib:trts_pic.obj

Crypto DoS warning

RDRAND / RDSEED are the only non-SGX SGX-enabled instructions that an hypervisor can force to cause a VM exit

Can be used to force the use of weaker randomness

3.6.2 RDRAND and RDSEED Instructions

These instructions may cause a VM exit if the "RDRAND exiting" VM-execution control is 1. Unlike other instructions that can cause VM exits, these instructions are legal inside an enclave. As noted in Section 6.5.5, any VM exit originating on an instruction boundary inside an enclave sets bit 27 of the exit-reason field of the VMCS. If a VMM receives a VM exit due to an attempt to execute either of these instructions determines (by that bit) that the execution was inside an enclave, it can do either of two things. It can clear the "RDRAND exiting" VM-execution control and execute VMRESUME; this will result in the enclave executing RDRAND or RDSEED again, and this time a VM exit will not occur. Alternatively, the VMM might choose to discontinue execution of this virtual machine.

NOTE

It is expected that VMMs that virtualize Intel SGX will not set "RDRAND exiting" to 1.

Beware weak crypto

Toy crypto lib in /sdk/sample_libcrypto/

/*

* This sample cryptopgraphy library was intended to be used in a limited * manner. Its cryptographic strength is very weak. It should not be * used by any production code. Its scope is limited to assist in the * development of the remote attestation sample application.

- The quoting enclave (QE) Critical for remote attestation:
- 1. Verifies an enclave's measurement (create by the EREPORT instruction)
- 2. Signs it as EPID group member
- 3. Create a QUOTE: an **attestation** verifiable by third parties

Uses an undocumented custom crypto scheme...



Quoting enclave's crypto



Random 16-byte key and 12-byte IV, unsealed EPID private key Details in https://github.com/kudelskisecurity/sgxfun

Quoting enclave's crypto



- Hybrid encryption, IND-CCA (OAEP) + IND-CPA (GCM)
- Random-IV GCM safe since K is random too
- SHA-256(K) leaks info on K, enables time-memory tradeoffs
- No forward secrecy (compromised RSA key reveals prev. Ks)

Enhanced Privacy ID anonymous group signatures

Signatures verified to belong to the group, **hiding** the member that signed



Issuer, holds the "master key", can grant access to the group

Group = CPUs of same type, same SGX version



Members sign an enclave's measurement anonymously



enclave does run on a trusted SGX platform

EPID implementation

Not in microcode, too complex

Not in SGX libs, but in the **QE and PVE binaries**

Undocumented implementation details:

- Scheme from <u>https://eprint.iacr.org/2009/095</u>
- Barretto-Naehrig curve, optimal Ate pairing
- Code allegedly based on https://eprint.iacr.org/2010/354

Pubkey and parameters provided by Intel Attestation Service (IAS)

epid_random_func epidMember_create epidMember_createCompressed epidMember_delete epidMember_registerBaseName epidMember_computePreSignature epidMember_join epidMember_isPrivKeyValid epidMember_signMessagePartial epidMember checkSigRLHeader epidMember_nrProve epidMember signMessage deleteEPID2Params newEPID2ParamsFromOctStr

EPID scheme security

Allegedly 128-bit security for SGX' implementation

Relies on variants of the Diffie-Hellman assumption on EC:

- Decisional Diffie-Hellman (DDH): Should be hard to distinguish (g^a, g^b, g^{ab}) from (g^a, g^b, g^c)
- **q-Strong Diffie-Hellman** (qSDH) Should be hard to find x and y where $x = g_1^{1/(y+r)}$ given $(g_1, g_1^r, g_1^{r^2}, ..., g_1^{r^q}, g_2, g_2^r)$

Well-known crypto assumptions, DDH the most solid

Our projects

SGX and crypto applications

SGX allows us to **cheat**, by using the CPU as a TPM, rather than using complex and slow protocols for

- Fully homomorphic encryption
- Multiparty computation
- Secure remote storage
- Proxy reencryption
- Secure delegation
- Encrypted search

Reencryption

Transform ciphertext Enc(K1, M) into ciphertext Enc(K2, M):

- Without exposing plaintext nor keys to the OS
- **Symmetric keys** only, no private key escrow!
- **Sealed** keys and policies:
 - Which keys can I encrypt to/from?
 - Which clients can use my key? When does it expire?
- **Applications**: enterprise file sharing, network routing, pay-TV, etc.
- Our PoC: multi-client, single-server, available on

Reencryption security

Goal: leak no info on plaintext, secret keys, key IDs, policies

Limitations:

- OS may tamper with sealed blobs, but the enclave will notice it
- OS may **distinguish** algorithms using side channels
- No trusted clock: OS can bypass the key expiration, cannot implement reliable time-based policies
- Sealed keys are fetched on every reencrypt request: OS can see which pairs are used together





request = (ClientID, nonce, kID0, kID1, C0)

crypto_open(box)

(C0 in error responses to make them indistinguishable from legit responses)

Reencryption implementation

- Curve25519 key agreement, Salsa20-Poly1305 auth'd enc.
 - SGX'd **TweetNacl**: compact minimal standalone crypto lib
 - Channel keypair generation + sealing during setup
- No remote attestation implemented:
 - Initial setup in a trusted environment
 - Authenticate the enclave with the channel public key
- Interfaces (NaCl boxed request + response):
 - o register_key: seals a new key + policy, returns key ID
 - reencrypt: given a ciphertext and 2 key IDs, produces a new ciphertext if the policy is valid, errs otherwise

Command-line tools

On https://github.com/kudelskisecurity/sgxfun

- parse_enclave.py extracts metadata from an enclave: signer and security attributes, build mode, entry points, etc.
- parse_quote.py extracts information from a quote: EPID group ID, key hash, ISV version, encrypted signature, etc.
- Parse_sealed.p extracts information from sealed blobs: key policy, payload size, additional authenticated data (not encrypted), etc.



Conclusions

Open questions

- How bad/exploitable will be bugs in SGX?
- Will cloud providers offer SGX-enabled services?
- Will board manufacturers enable custom LEs in their BIOS?
- Will open-source firmware (such as coreboot) support SGX?
- Will SGX3 use post-quantum crypto? :-)

Black Hat sound bytes

- Intel[®] SGX enables to run trusted code on a remote untrusted OS/hypervisor
- Many complex software and crypto components need to be secure so that SGX lives up to its promises
- We are not disclosing major security issues, but presenting undocumented aspects of the SGX architecture

Main references

- Intel's official SGX-related documentation (800+ pages)
 - Intel Software Guard Extensions Programming Reference, first-stop for SGX
 - SDK User Guide, SGX SDK API reference
 - Intel's Enclave Writer's Guide
- Baumann et al, Shielding Applications from an Untrusted Cloud with Haven, USENIX 2014
- Beekman, https://github.com/jethrogb/sgx-utils
- Costan & Devadas, Intel SGX Explained, eprint 2016/086
- Gueron, Intel SGX Memory Encryption Engine, Real-World Crypto 2016
- Gueron, A Memory Encryption Engine Suitable for General Purpose Processors, eprint 2016/204
- Hoekstra et al, Using Innovative Instructions to Create Trustworthy Software Solutions, HASP 2013
- Ionescu, Intel SGX Enclave Support in Windows 10 Fall Update (Threshold 2)
- NCC Group, SGX: A Researcher's Primer
- Rutkowska, Intel x86 considered harmful
- Rutkowska, Thoughts on Intel's upcoming Software Guard Extensions (parts 1 and 2)
- Shih et al, S-NFV: Securing NFV states by using SGX, SDN-NFVSec 2016
- Shinde et al, *Preventing Your Faults from Telling Your Secrets: Defenses against Pigeonhole Attacks*, arXiv 1506.04832
- Schuhster et al, VC3: Trustworthy Data Analytics in the Cloud using SGX, IEEE S&P 2015
- Li et al, MiniBox: A Two-Way Sandbox for x86 Native Code, 2014

Prior works

Some stuff already published, mostly without code:

- MIT's Costan & Devadas "Intel SGX Explained" (essential!)
- Microsoft's Haven about SGXing full apps (influenced SGX2)
- Microsoft's VC3: SGXed Hadoop/MapReduce
- CMU & Google's 2-way sandbox
- Birr-Pixton's password storage (first PoC released publicly?)
- Juels et al.'s Town Crier authenticated data feeds

Thank you!

Slides and white paper soon online on https://github.com/kudelskisecurity/sgxfun

@veorq @iamcorso <u>https://kudelskisecurity.com</u>

