

**riscure**



## **Bypassing Secure Boot using Fault Injection**

**Niek Timmers**  
**timmers@riscure.com**  
**(@tielknimmers)**

**Albert Spruyt**  
**spruyt@riscure.com**

**November 4, 2016**

# What are the contents of this talk?

**Keywords** – *fault injection, secure boot, bypasses, mitigations, practicalities, best practices, demo(s) ...*

# Who are we?

## Albert & Niek

- (Senior) Security Analysts at Riscure
- Security testing of different products and technologies

## Riscure

- Services (Security Test Lab)
  - Hardware / Software / Crypto
  - Embedded systems / Smart cards
- Tools
  - Side channel analysis (passive)
  - Fault injection (active)
- Offices
  - Delft, The Netherlands / San Francisco, USA

*Combining **services** and **tools** for fun and profit!*

# Who are we?

## Albert & Niek

- (Senior) Security Analysts at Riscure
- Security testing of different products and technologies

## Riscure

- Services (Security Test Lab)
  - Hardware / Software / Crypto
  - Embedded systems / Smart cards
- Tools
  - Side channel analysis (passive)
  - Fault injection (active)
- Offices
  - Delft, The Netherlands / San Francisco, USA

*Combining **services** and **tools** for fun and profit!*

# Who are we?

## Albert & Niek

- (Senior) Security Analysts at Riscure
- Security testing of different products and technologies

## Riscure

- Services (Security Test Lab)
  - Hardware / Software / Crypto
  - Embedded systems / Smart cards
- Tools
  - Side channel analysis (passive)
  - Fault injection (active)
- Offices
  - Delft, The Netherlands / San Francisco, USA

*Combining **services** and **tools** for fun and profit!*

## Fault Injection – A definition...

*"Introducing faults in a target to alter its intended behavior."*

```
...  
if( key_is_correct ) <-- Glitch here!  
{  
    open_door();  
}  
else  
{  
    keep_door_closed();  
}  
...
```

*How can we introduce these faults?*

## Fault Injection – A definition...

*"Introducing faults in a target to alter its intended behavior."*

```
...  
if( key_is_correct ) <-- Glitch here!  
{  
    open_door();  
}  
else  
{  
    keep_door_closed();  
}  
...
```

*How can we introduce these faults?*

# Fault Injection – A definition...

*"Introducing faults in a target to alter its intended behavior."*

```
...  
if( key_is_correct ) <-- Glitch here!  
{  
    open_door();  
}  
else  
{  
    keep_door_closed();  
}  
...
```

*How can we introduce these faults?*



# Fault Injection – A definition...

*"Introducing faults in a target to alter its intended behavior."*

```
...  
if( key_is_correct ) <-- Glitch here!  
{  
    open_door();  
}  
else  
{  
    keep_door_closed();  
}  
...
```

***How can we introduce these faults?***

# Fault injection techniques<sup>1</sup>



clock



voltage



e-magnetic



laser

## Remark

- All techniques introduce faults externally

---

<sup>1</sup>The Sorcerers Apprentice Guide to Fault Attacks. – Bar-EI et al., 2004

# Fault injection techniques<sup>1</sup>



clock



voltage



e-magnetic



laser

## Remark


- All techniques introduce faults externally

---

<sup>1</sup>The Sorcerers Apprentice Guide to Fault Attacks. – Bar-EI et al., 2004

# Voltage fault injection

- Pull the voltage down at the right moment
- Not 'too soft'; Not 'too hard'



# Fault models

## Faults that affect hardware

- Registers
- Buses

## Faults that affect hardware that does software<sup>2 3 4</sup>

- Instruction corruption
- Data corruption

*The true fault model is hard to predict or prove!*

---

<sup>2</sup> Fault Model Analysis of Laser-Induced Faults in SRAM Memory Cells – Roscian et. al., 2015

<sup>3</sup> High Precision Fault Injections on the Instruction Cache of ARMv7-M Architectures – Riviere et al., 2015

<sup>4</sup> Formal verification of a software countermeasure against instruction skip attacks – Moro et. al., 2014

# Fault models

## Faults that affect hardware

- Registers
- Buses

## Faults that affect hardware that does software<sup>2 3 4</sup>

- Instruction corruption
- Data corruption

*The true fault model is hard to predict or prove!*

---

<sup>2</sup> Fault Model Analysis of Laser-Induced Faults in SRAM Memory Cells – Roscian et. al., 2015

<sup>3</sup> High Precision Fault Injections on the Instruction Cache of ARMv7-M Architectures – Riviere et al., 2015

<sup>4</sup> Formal verification of a software countermeasure against instruction skip attacks – Moro et. al., 2014

# Fault models

## Faults that affect hardware

- Registers
- Buses

## Faults that affect hardware that does software<sup>2 3 4</sup>

- Instruction corruption
- Data corruption

*The true fault model is hard to predict or prove!*

---

<sup>2</sup>Fault Model Analysis of Laser-Induced Faults in SRAM Memory Cells – Roscian et. al., 2015

<sup>3</sup>High Precision Fault Injections on the Instruction Cache of ARMv7-M Architectures – Riviere et al., 2015

<sup>4</sup>Formal verification of a software countermeasure against instruction skip attacks – Moro et. al., 2014

# Fault models

## Faults that affect hardware

- Registers
- Buses

## Faults that affect hardware that does software<sup>2 3 4</sup>

- Instruction corruption
- Data corruption

*The **true fault model** is hard to predict or prove!*

---

<sup>2</sup> Fault Model Analysis of Laser-Induced Faults in SRAM Memory Cells – Roscian et. al., 2015

<sup>3</sup> High Precision Fault Injections on the Instruction Cache of ARMv7-M Architectures – Riviere et al., 2015

<sup>4</sup> Formal verification of a software countermeasure against instruction skip attacks – Moro et. al., 2014



# Fault Models – "Our" choice ...

When presented with code: *instruction corruption*.

## Simple (MIPS)

```
addi $t1, $t1, 8    001000010010100100000000000001000
addi $t1, $t1, 0    001000010010100100000000000000000
```

## Complex (ARM)

```
ldr w1, [sp, #0x8]  101110010100000000000101111100001
str w7, [sp, #0x20] 101110010000000000100001111100111
```

## Remarks

- Limited control over which bit(s) will be corrupted
- May or may not be the true fault model
- Other fault model behavior covered

# Fault Models – "Our" choice ...

When presented with code: **instruction corruption**.

## Simple (MIPS)

```
addi $t1, $t1, 8    001000010010100100000000000001000
addi $t1, $t1, 0    001000010010100100000000000000000
```

## Complex (ARM)

```
ldr w1, [sp, #0x8]  101110010100000000000101111100001
str w7, [sp, #0x20] 101110010000000000100001111100111
```

## Remarks

- Limited control over which bit(s) will be corrupted
- May or may not be the true fault model
- Other fault model behavior covered

# Fault Models – "Our" choice ...

When presented with code: **instruction corruption**.

## Simple (MIPS)

```
addi $t1, $t1, 8    001000010010100100000000000001000
addi $t1, $t1, 0    001000010010100100000000000000000
```

## Complex (ARM)

```
ldr w1, [sp, #0x8]  10111001010000000000101111100001
str w7, [sp, #0x20] 101110010000000000100001111100111
```

## Remarks

- Limited control over which bit(s) will be corrupted
- May or may not be the true fault model
- Other fault model behavior covered

# Fault Models – "Our" choice ...

When presented with code: *instruction corruption*.

## Simple (MIPS)

```
addi $t1, $t1, 8    001000010010100100000000000001000
addi $t1, $t1, 0    001000010010100100000000000000000
```

## Complex (ARM)

```
ldr w1, [sp, #0x8]  101110010100000000000101111100001
str w7, [sp, #0x20] 10111001000000000010001111100111
```

## Remarks

- Limited control over which bit(s) will be corrupted
- May or may not be the true fault model
- Other fault model behavior covered

# Fault Models – "Our" choice ...

When presented with code: *instruction corruption*.

## Simple (MIPS)

```
addi $t1, $t1, 8    001000010010100100000000000001000
addi $t1, $t1, 0    001000010010100100000000000000000
```

## Complex (ARM)

```
ldr w1, [sp, #0x8]  101110010100000000000101111100001
str w7, [sp, #0x20] 10111001000000000010001111100111
```

## Remarks

- Limited control over which bit(s) will be corrupted
- May or may not be the true fault model
- Other fault model behavior covered

# Fault Models – "Our" choice ...

When presented with code: *instruction corruption*.

## Simple (MIPS)

```
addi $t1, $t1, 8    001000010010100100000000000001000
addi $t1, $t1, 0    001000010010100100000000000000000
```

## Complex (ARM)

```
ldr w1, [sp, #0x8]  101110010100000000000101111100001
str w7, [sp, #0x20] 10111001000000000010001111100111
```

## Remarks

- Limited control over which bit(s) will be corrupted
- May or may not be the true fault model
- Other fault model behavior covered

# Fault Models – "Our" choice ...

When presented with code: *instruction corruption*.

## Simple (MIPS)

```
addi $t1, $t1, 8    001000010010100100000000000001000
addi $t1, $t1, 0    001000010010100100000000000000000
```


## Complex (ARM)

```
ldr w1, [sp, #0x8]  101110010100000000000101111100001
str w7, [sp, #0x20] 10111001000000000010001111100111
```

## Remarks

- Limited control over which bit(s) will be corrupted
- May or may not be the true fault model
- Other fault model behavior covered

# Why is there Secure Boot?




## Remarks

- Integrity and confidentiality of flash contents are not assured!
- A mechanism is required for this assurance: **secure boot**




# Why is there Secure Boot?



## Remarks

- Integrity and confidentiality of flash contents are not assured!
- A mechanism is required for this assurance: **secure boot**


# Why is there Secure Boot?



## Remarks

- Integrity and confidentiality of flash contents are not assured!
- A mechanism is required for this assurance: **secure boot**


# Why is there Secure Boot?



## Remarks

- Integrity and confidentiality of flash contents are not assured!
- A mechanism is required for this assurance: **secure boot**


# Why is there Secure Boot?



## Remarks


- Integrity and confidentiality of flash contents are not assured!
- A mechanism is required for this assurance: **secure boot**

# Secure Boot – Generic Design



- Assures **integrity** (and **confidentiality**) of flash contents
- The **chain of trust** is similar to PKI<sup>5</sup> found in browsers
- One **root of trust** composed of immutable code and key


# Secure Boot – Generic Design



- Assures **integrity** (and **confidentiality**) of flash contents
- The **chain of trust** is similar to PKI<sup>5</sup> found in browsers
- One **root of trust** composed of immutable code and key

<sup>5</sup>Public Key Infrastructure


# Secure Boot – Generic Design



- Assures **integrity** (and **confidentiality**) of flash contents
- The **chain of trust** is similar to PKI<sup>5</sup> found in browsers
- One **root of trust** composed of immutable code and key

<sup>5</sup>Public Key Infrastructure

# Secure Boot – Generic Design






- Assures **integrity** (and **confidentiality**) of flash contents
- The **chain of trust** is similar to PKI<sup>5</sup> found in browsers
- One **root of trust** composed of immutable code and key


<sup>5</sup>Public Key Infrastructure



# Secure Boot – In reality ...



# Secure Boot – In reality ...



# Why use a hardware attack?

*"Logical issues exist in secure boot implementations!!?"*

## Bootloader vulnerabilities

- S5L8920 (iPhone)<sup>6</sup>
- Amlogic S905<sup>7</sup>

## However

- Small code base results in a small logical attack surface
- Implementations without vulnerabilities likely exist

***Other attack(s) must be used when not logically flawed!***

---

<sup>6</sup> [https://www.theiphonewiki.com/wiki/0x24000\\_Segment\\_Overflow](https://www.theiphonewiki.com/wiki/0x24000_Segment_Overflow)

<sup>7</sup> <http://www.fredericb.info/2016/10/amlogic-s905-soc-bypassing-not-so.html>

# Why use a hardware attack?

*"Logical issues exist in secure boot implementations!!?"*

## Bootloader vulnerabilities

- S5L8920 (iPhone)<sup>6</sup>
- Amlogic S905<sup>7</sup>

## However

- Small code base results in a small logical attack surface
- Implementations without vulnerabilities likely exist

*Other attack(s) must be used when not logically flawed!*

---

<sup>6</sup> [https://www.theiphonewiki.com/wiki/0x24000\\_Segment\\_Overflow](https://www.theiphonewiki.com/wiki/0x24000_Segment_Overflow)

<sup>7</sup> <http://www.fredericb.info/2016/10/amlogic-s905-soc-bypassing-not-so.html>

# Why use a hardware attack?

*"Logical issues exist in secure boot implementations!!?"*

## Bootloader vulnerabilities

- S5L8920 (iPhone)<sup>6</sup>
- Amlogic S905<sup>7</sup>

## However

- Small code base results in a small logical attack surface
- Implementations without vulnerabilities likely exist

*Other attack(s) must be used when not logically flawed!*

---

<sup>6</sup>[https://www.theiphonewiki.com/wiki/0x24000\\_Segment\\_Overflow](https://www.theiphonewiki.com/wiki/0x24000_Segment_Overflow)

<sup>7</sup><http://www.fredericb.info/2016/10/amlogic-s905-soc-bypassing-not-so.html>

# Why use a hardware attack?

*"Logical issues exist in secure boot implementations!!?"*

## Bootloader vulnerabilities

- S5L8920 (iPhone)<sup>6</sup>
- Amlogic S905<sup>7</sup>

## However

- Small code base results in a small logical attack surface
- Implementations without vulnerabilities likely exist

*Other attack(s) must be used when not logically flawed!*

---

<sup>6</sup>[https://www.theiphonewiki.com/wiki/0x24000\\_Segment\\_Overflow](https://www.theiphonewiki.com/wiki/0x24000_Segment_Overflow)

<sup>7</sup><http://www.fredericb.info/2016/10/amlogic-s905-soc-bypassing-not-so.html>

# Why use a hardware attack?

*"Logical issues exist in secure boot implementations!!?"*

## Bootloader vulnerabilities

- S5L8920 (iPhone)<sup>6</sup>
- Amlogic S905<sup>7</sup>

## However

- Small code base results in a small logical attack surface
- Implementations without vulnerabilities likely exist

*Other attack(s) must be used when not logically flawed!*

---

<sup>6</sup>[https://www.theiphonewiki.com/wiki/0x24000\\_Segment\\_Overflow](https://www.theiphonewiki.com/wiki/0x24000_Segment_Overflow)

<sup>7</sup><http://www.fredericb.info/2016/10/amlogic-s905-soc-bypassing-not-so.html>

# Why use a hardware attack?

*"Logical issues exist in secure boot implementations!!?"*

## Bootloader vulnerabilities

- S5L8920 (iPhone)<sup>6</sup>
- Amlogic S905<sup>7</sup>

## However

- Small code base results in a small logical attack surface
- Implementations without vulnerabilities likely exist

*Other attack(s) must be used when not logically flawed!*

---

<sup>6</sup>[https://www.theiphonewiki.com/wiki/0x24000\\_Segment\\_Overflow](https://www.theiphonewiki.com/wiki/0x24000_Segment_Overflow)

<sup>7</sup><http://www.fredericb.info/2016/10/amlogic-s905-soc-bypassing-not-so.html>



# Why use a hardware attack?

*"Logical issues exist in secure boot implementations!!?"*

## Bootloader vulnerabilities

- S5L8920 (iPhone)<sup>6</sup>
- Amlogic S905<sup>7</sup>

## However

- Small code base results in a small logical attack surface
- Implementations without vulnerabilities likely exist

***Other attack(s) must be used when not logically flawed!***

---

<sup>6</sup>[https://www.theiphonewiki.com/wiki/0x24000\\_Segment\\_Overflow](https://www.theiphonewiki.com/wiki/0x24000_Segment_Overflow)

<sup>7</sup><http://www.fredericb.info/2016/10/amlogic-s905-soc-bypassing-not-so.html>

# Why (not) fault injection on secure boot?

## Cons

- Invasive
- Physical access
- Expensive

## Pros

- No logical vulnerability required
- Typical targets not properly protected

*Especially **relevant** when **assets** are not available after boot!*

# Why (not) fault injection on secure boot?

## Cons

- Invasive
- Physical access
- Expensive

## Pros

- No logical vulnerability required
- Typical targets not properly protected

*Especially **relevant** when **assets** are not available after boot!*

# Why (not) fault injection on secure boot?

## Cons

- Invasive
- Physical access
- Expensive

## Pros

- No logical vulnerability required
- Typical targets not properly protected

*Especially **relevant** when **assets** are not available after boot!*

# Why (not) fault injection on secure boot?

## Cons

- Invasive
- Physical access
- Expensive

## Pros

- No logical vulnerability required
- Typical targets not properly protected

*Especially **relevant** when **assets** are not available after boot!*

# Typical assets

## Secure code

- Boot code (ROM<sup>8</sup>)

## Secrets

- Keys (for boot code decryption)

## Secure hardware

- Cryptographic engines

---

<sup>8</sup>Read Only Memory

# Typical assets

## Secure code

- Boot code (ROM<sup>8</sup>)

## Secrets

- Keys (for boot code decryption)

## Secure hardware

- Cryptographic engines

---

<sup>8</sup>Read Only Memory

# Typical assets

## Secure code

- Boot code (ROM<sup>8</sup>)

## Secrets

- Keys (for boot code decryption)

## Secure hardware

- Cryptographic engines

---

<sup>8</sup>Read Only Memory



# Typical assets

## Secure code

- Boot code (ROM<sup>8</sup>)

## Secrets

- Keys (for boot code decryption)


## Secure hardware

- Cryptographic engines

---

<sup>8</sup>Read Only Memory

## Fault Injection – Intermezzo



# Fault Injection – Tooling

*Micah posted a very nice video using the **ChipWhisperer-Lite**<sup>9</sup>*

*By NewAE Technology Inc.<sup>10</sup>*


---

<sup>9</sup> <https://www.youtube.com/watch?v=TeCQatNcF20>

<sup>10</sup> [https://wiki.newae.com/CW1173\\_ChipWhisperer-Lite](https://wiki.newae.com/CW1173_ChipWhisperer-Lite)

# Fault Injection – Tooling

*Micah posted a very nice video using the **ChipWhisperer-Lite**<sup>9</sup>*




*By NewAE Technology Inc.<sup>10</sup>*

---

<sup>9</sup> <https://www.youtube.com/watch?v=TeCQatNcF20>

<sup>10</sup> [https://wiki.newae.com/CW1173\\_ChipWhisperer-Lite](https://wiki.newae.com/CW1173_ChipWhisperer-Lite)


# Fault Injection – Setup



## Target

- Digilent Zybo (Xilinx Zynq-7010 System-on-Chip)
- ARM Cortex-A9 (AArch32)

# Fault Injection – Setup



## Target

- Digilent Zybo (Xilinx Zynq-7010 System-on-Chip)
- ARM Cortex-A9 (AArch32)



# Characterization – Test application<sup>11</sup>

```
asm volatile
(
    ...
    "add r1, r1, #1;"
    "add r1, r1, #1;"
    < repeat >          <-- glitch here
    "add r1, r1, #1;"
    "add r1, r1, #1;"
    ...
);
```

## Remarks

- Full control over the target
- Increasing a counter using ADD instructions
- Send counter back using the serial interface

---

<sup>11</sup> Implemented as an U-Boot command



# Characterization – Possible responses

Expected: 'too soft'

counter = 00010000

Mute: 'too hard'

counter =

Success: '\$\$\$'

counter = 00009999

counter = 00010015

counter = 00008687

## Remarks

- Glitching 'too hard' may damage the target permanently

# Characterization – Possible responses

**Expected: 'too soft'**

counter = 00010000

Mute: 'too hard'

counter =

Success: '\$\$\$'

counter = 00009999

counter = 00010015

counter = 00008687

## Remarks

- Glitching 'too hard' may damage the target permanently

# Characterization – Possible responses

**Expected: 'too soft'**

counter = 00010000

**Mute: 'too hard'**

counter =

**Success: '\$\$\$'**

counter = 00009999

counter = 00010015

counter = 00008687

## Remarks

- Glitching 'too hard' may damage the target permanently

# Characterization – Possible responses

**Expected: 'too soft'**

counter = 00010000

**Mute: 'too hard'**

counter =

**Success: '\$\$\$'**

counter = 00009999

counter = 00010015

counter = 00008687

## Remarks

- Glitching 'too hard' may damage the target permanently

# Characterization – Possible responses

**Expected: 'too soft'**

counter = 00010000

**Mute: 'too hard'**

counter =

**Success: '\$\$\$'**

counter = 00009999

counter = 00010015


counter = 00008687

## Remarks

- Glitching 'too hard' may damage the target permanently

# DEMO 1

## PARAMETER SEARCH




### Glitch parameters

- Randomize glitch delay within the attack window
- Randomize the glitch voltage
- Randomize the glitch length

# DEMO 1

## PARAMETER SEARCH




### Glitch parameters

- Randomize glitch delay within the attack window
- Randomize the glitch voltage
- Randomize the glitch length

# DEMO 1

## PARAMETER SEARCH




### Glitch parameters

- Randomize glitch delay within the attack window
- Randomize the glitch voltage
- Randomize the glitch length



# DEMO 1

## PARAMETER SEARCH



### Glitch parameters

- Randomize glitch delay within the attack window
- Randomize the glitch voltage
- Randomize the glitch length

**That was the introduction ...**

**... let's bypass secure boot: The Classics!**

**That was the introduction ...**

**... let's bypass secure boot: The Classics!**

# Classic Bypass 00: Hash comparison

- Applicable to all secure boot implementations
- Bypass of authentication

```
if( memcmp( p, hash, hashlen ) != 0 )
    return( MBEDTLS_ERR_RSA_VERIFY_FAILED );

p += hashlen;

if( p != end )
    return( MBEDTLS_ERR_RSA_VERIFY_FAILED );

return( 0 );
```

Source: <https://tls.mbed.org/>

# Classic Bypass 00: Hash comparison

- Applicable to all secure boot implementations
- Bypass of authentication

```
if( memcmp( p, hash, hashlen ) != 0 )
    return( MBEDTLS_ERR_RSA_VERIFY_FAILED );

p += hashlen;

if( p != end )
    return( MBEDTLS_ERR_RSA_VERIFY_FAILED );

return( 0 );
```

Source: <https://tls.mbed.org/>

# Classic Bypass 00: Hash comparison

- Applicable to all secure boot implementations
- Bypass of authentication

```
if( memcmp( p, hash, hashlen ) != 0 )
    return( MBEDTLS_ERR_RSA_VERIFY_FAILED );


p += hashlen;

if( p != end )
    return( MBEDTLS_ERR_RSA_VERIFY_FAILED );

return( 0 );
```


**Source:** <https://tls.mbed.org/>

# Classic Bypass 00: Hash comparison



*Multiple locations bypass the check with a single fault!*


# Classic Bypass 00: Hash comparison



*Multiple locations bypass the check with a single fault!*




# Classic Bypass 00: Hash comparison




*Multiple locations bypass the check with a single fault!*

# Classic Bypass 00: Hash comparison



*Multiple locations bypass the check with a single fault!*

# Classic Bypass 00: Hash comparison



*Multiple locations bypass the check with a single fault!*

# Classic Bypass 01: Signature check call

```
/* glitch here */  
if(mbedtls_pk_verify(&k, SHA256, h, hs, s, ss)) {  
    /* do not boot up the image */  
    no_boot();  
} else {  
    /* boot up the image */  
    boot();  
}
```

## Remarks

- Bypasses can happen on all levels
- Inside functions, inside the calling functions, etc.

# Classic Bypass 01: Signature check call

```
/* glitch here */
if(mbedtls_pk_verify(&k, SHA256, h, hs, s, ss)) {
    /* do not boot up the image */
    no_boot();
} else {
    /* boot up the image */
    boot();
}
```

## Remarks

- Bypasses can happen on all levels
- Inside functions, inside the calling functions, etc.

# Classic Bypass 01: Signature check call

```
/* glitch here */  
if(mbedtls_pk_verify(&k, SHA256, h, hs, s, ss)) {  
    /* do not boot up the image */  
    no_boot();  
} else {  
    /* boot up the image */  
    boot();  
}
```

## Remarks

- Bypasses can happen on all levels
- Inside functions, inside the calling functions, etc.

## Classic Bypass 02: Infinite loop

- What to do when the signature verification fails?
- Enter an infinite loop!

```
/* glitch here */
if(mbedtls_pk_verify(&k, SHA256, h, hs, s, ss)) {

    /* do not boot up the image */
    while(1);

} else {

    /* boot up the image */
    boot();
}
```

## Classic Bypass 02: Infinite loop

- What to do when the signature verification fails?
- Enter an infinite loop!

```
/* glitch here */
if(mbedtls_pk_verify(&k, SHA256, h, hs, s, ss)) {

    /* do not boot up the image */
    while(1);

} else {

    /* boot up the image */
    boot();
}
```



## Classic Bypass 02: Infinite loop

- What to do when the signature verification fails?
- Enter an infinite loop!

```
/* glitch here */
if(mbedtls_pk_verify(&k, SHA256, h, hs, s, ss)) {

    /* do not boot up the image */
    while(1);

} else {

    /* boot up the image */
    boot();
}
```

## Classic Bypass 02: Infinite loop

- What to do when the signature verification fails?
- Enter an infinite loop!


```
/* glitch here */
if(mbedtls_pk_verify(&k, SHA256, h, hs, s, ss)) {

    /* do not boot up the image */
    while(1);

} else {

    /* boot up the image */
    boot();
}
```

# Classic Bypass 02: Infinite loop




## Remarks

- Timing is not an issue!
- Classic smart card attack <sup>12</sup>
- Better to reset or wipe keys

<sup>12</sup> <https://en.wikipedia.org/wiki/Unlooper>

# Classic Bypass 02: Infinite loop




## Remarks

- Timing is not an issue!
- Classic smart card attack <sup>12</sup>
- Better to reset or wipe keys

<sup>12</sup> <https://en.wikipedia.org/wiki/Unlooper>

# Classic Bypass 02: Infinite loop




## Remarks

- Timing is not an issue!
- Classic smart card attack <sup>12</sup>
- Better to reset or wipe keys

<sup>12</sup> <https://en.wikipedia.org/wiki/Unlooper>

# Classic Bypass 02: Infinite loop




## Remarks

- Timing is not an issue!
- Classic smart card attack <sup>12</sup>
- Better to reset or wipe keys

<sup>12</sup><https://en.wikipedia.org/wiki/Unlooper>

# Classic Bypass 02: Infinite loop



## Remarks

- Timing is not an issue!
- Classic smart card attack <sup>12</sup>
- Better to reset or wipe keys

<sup>12</sup><https://en.wikipedia.org/wiki/Unlooper>

# Classic Bypass 03: Secure boot enable

- Secure boot often enabled/disabled based on OTP<sup>13</sup> bit
- No secure boot during development; secure boot in the field
- Typically just after the CPU comes out of reset

```
000107D8 MOV          R3, #0x20204000
000107E0 LDR          R3, [R3]
000107E2 AND.W      R3, R3, #0x80
000107E6 CMP          R3, #0 ; check secure boot enable value
000107E8 BEQ          loc_107F8
```

```
000107EA MOV          R3, #0x7DEE8
000107F2 MOVS       R2, #1 ; ON
000107F4 STRB       R2, [R3]
000107F6 B           loc_10804
```

```
000107F8
000107F8 loc_107F8
000107F8 MOV          R3, #0x7DEE8
00010800 MOVS       R2, #0 ; OFF
00010802 STRB       R2, [R3]
```

<sup>13</sup>One-Time-Programmable memory



# Fault Injection – Mitigations

## Hardware countermeasures<sup>14 15</sup>

- Detect the glitch or fault

## Software countermeasures<sup>16</sup>

- Lower the probability of a successful fault
- Do not address the root cause

*You can **lower the probability** but not rule it out!*

---

<sup>14</sup>The Sorcerers Apprentice Guide to Fault Attacks – Bar-Ei et al., 2004

<sup>15</sup>The Fault Attack Jungle - A Classification Model to Guide You – Verbauwhede et al., 2011

<sup>16</sup>Secure Application Programming in the Presence of Side Channel Attacks – Witteman

# Fault Injection – Mitigations

## Hardware countermeasures<sup>14 15</sup>

- Detect the glitch or fault

## Software countermeasures<sup>16</sup>

- Lower the probability of a successful fault
- Do not address the root cause

*You can **lower the probability** but not rule it out!*

---

<sup>14</sup>The Sorcerers Apprentice Guide to Fault Attacks – Bar-El et al., 2004

<sup>15</sup>The Fault Attack Jungle - A Classification Model to Guide You – Verbauwhede et al., 2011

<sup>16</sup>Secure Application Programming in the Presence of Side Channel Attacks – Witteman

# Fault Injection – Mitigations

## Hardware countermeasures<sup>14 15</sup>

- Detect the glitch or fault

## Software countermeasures<sup>16</sup>

- Lower the probability of a successful fault
- Do not address the root cause

*You can **lower the probability** but not rule it out!*

---

<sup>14</sup>The Sorcerers Apprentice Guide to Fault Attacks – Bar-El et al., 2004

<sup>15</sup>The Fault Attack Jungle - A Classification Model to Guide You – Verbauwhede et al., 2011

<sup>16</sup>Secure Application Programming in the Presence of Side Channel Attacks – Witteman

# Fault Injection – Mitigations

## Hardware countermeasures<sup>14 15</sup>

- Detect the glitch or fault

## Software countermeasures<sup>16</sup>

- Lower the probability of a successful fault
- Do not address the root cause

*You can **lower the probability** but not rule it out!*

---

<sup>14</sup>The Sorcerers Apprentice Guide to Fault Attacks – Bar-El et al., 2004

<sup>15</sup>The Fault Attack Jungle - A Classification Model to Guide You – Verbauwhede et al., 2011

<sup>16</sup>Secure Application Programming in the Presence of Side Channel Attacks – Witteman

# Fault Injection – Mitigations

## Hardware countermeasures<sup>14 15</sup>

- Detect the glitch or fault

## Software countermeasures<sup>16</sup>

- Lower the probability of a successful fault
- Do not address the root cause

*You can **lower the probability** but not rule it out!*

---

<sup>14</sup>The Sorcerers Apprentice Guide to Fault Attacks – Bar-El et al., 2004

<sup>15</sup>The Fault Attack Jungle - A Classification Model to Guide You – Verbauwhede et al., 2011

<sup>16</sup>Secure Application Programming in the Presence of Side Channel Attacks – Witteman

# Fault Injection – Mitigations

## Hardware countermeasures<sup>14 15</sup>

- Detect the glitch or fault

## Software countermeasures<sup>16</sup>

- Lower the probability of a successful fault
- Do not address the root cause

*You can **lower the probability** but not rule it out!*

---

<sup>14</sup>The Sorcerers Apprentice Guide to Fault Attacks – Bar-El et al., 2004

<sup>15</sup>The Fault Attack Jungle - A Classification Model to Guide You – Verbauwhede et al., 2011

<sup>16</sup>Secure Application Programming in the Presence of Side Channel Attacks – Witteman

# Compiler optimizations

## Why?

- ROM memory size is limited
- Compiler optimizations decrease code size

*Compiler **optimizes out** intended code!*

# Compiler optimizations

## Why?

- ROM memory size is limited
- Compiler optimizations decrease code size

*Compiler **optimizes out** intended code!*



# Compiler optimizations

## Why?

- ROM memory size is limited
- Compiler optimizations decrease code size

*Compiler **optimizes out** intended code!*


# Compiler 'optimization' – Double check

## *Example of a double check*

```
unsigned int compare(char * input, int len)
{
    if(memcmp(password, input, len) == 0)          <-- 1st
    {
        if(memcmp(password, input, len) == 0)     <-- 2nd
        {
            return TRUE;
        }
    }
    return FALSE;
}
```

# Compiler 'optimization' – Double check

Compiled *without* optimizations



# Compiler 'optimization' – Double check

Compiled *with* optimizations

```

; int __fastcall compare(void *s2, size_t n)
EXPORT compare
compare
PUSH          {R3,LR}
MOV          R2, R1 ; n
MOV          R1, R0 ; s2
MOV          R0, #aPassword ; s1
BLX         memcmp ←
ADD         R0, #0
IT NE
MOUNE        R0, #1
NEGS        R0, R0
POP         {R3,PC}
; End of function compare
```

# Compiler 'optimizations' – Best practices

- Your compiler is smarter than you
- Use '**volatile**' to prevent compiler problems
- Read the output of the compiler!

# Compiler 'optimizations' – Best practices

- Your compiler is smarter than you
- Use '**volatile**' to prevent compiler problems
- Read the output of the compiler!

# Compiler 'optimizations' – Best practices

- Your compiler is smarter than you
- Use '**volatile**' to prevent compiler problems
- Read the output of the compiler!

# Compiler 'optimizations' – Best practices

- Your compiler is smarter than you
- Use '**volatile**' to prevent compiler problems
- Read the output of the compiler!



# Compiler 'optimization' – Pointer setup

*Example of a double check using 'volatile'*

```
int checkSecureBoot( ){
    volatile int * otp_secure_boot = OTP_SECURE_BOOT;

    if( (*otp_secure_boot >> 7) & 0x1 ){          <-- 1st
        return 0;
    }else{
        if( (*otp_secure_boot >> 7) & 0x1 ){ <-- 2nd
            return 0;
        }else{
            return 1;
        }
    }
}
```

# Compiler 'optimization' – Pointer setup

*Compiled with optimizations*

```
checkSecureBoot
MOV          R3, #0x20204000
LDR         R2, [R3] ; Load from pointer
LSLS       R2, R2, #0x18
ITTTE PL
LDRPL      R0, [R3] ; Second load from pointer
UBFXPL.W  R0, R0, #7, #1
EORPL.W   R0, R0, #1
MOVMI     R0, #0
BX        LR
```

# Compiler 'optimization' – Pointer setup

*Compiled with optimizations*

```
checkSecureBoot
MOV      R3, #0x20204000 ←
LDR      R2, [R3] ; Load from pointer
LSLS    R2, R2, #0x18
ITTTE PL
LDRPL   R0, [R3] ; Second load from pointer
UBFXPL.W R0, R0, #7, #1
EORPL.W R0, R0, #1
MOVMI   R0, #0
BX      LR
```

# Combined Attacks

*Those were the classics and their mitigations ..*

*... the attack surface is larger!<sup>17</sup>*

---

<sup>17</sup> All attacks have been performed successfully on multiple targets!

# Combined Attacks

*Those were the classics and their mitigations ..*

*... the attack surface is larger!<sup>17</sup>*

---

<sup>17</sup> All attacks have been performed successfully on multiple targets!

# Combined attack – Copy

- Introducing logical vulnerabilities using fault injection
  - Build your own buffer overflow!
- Easy approach: change *memcpy* the size argument

## Before corruption

```
memcpy(dst, src, 0x1000);
```

## After corruption

```
memcpy(dst, src, 0xC EE5);
```

## Remark

- Works when dedicated hardware is used (e.g. DMA<sup>18</sup> engines)

---

<sup>18</sup>Direct Memory Access

# Combined attack – Copy

- Introducing logical vulnerabilities using fault injection
  - Build your own buffer overflow!
- Easy approach: change *memcpy* the size argument

## Before corruption

```
memcpy(dst, src, 0x1000);
```

## After corruption

```
memcpy(dst, src, 0xC EE5);
```

## Remark

- Works when dedicated hardware is used (e.g. DMA<sup>18</sup> engines)

---

<sup>18</sup>Direct Memory Access

# Combined attack – Copy

- Introducing logical vulnerabilities using fault injection
  - Build your own buffer overflow!
- Easy approach: change *memcpy* the size argument

## Before corruption

```
memcpy(dst, src, 0x1000);
```

## After corruption

```
memcpy(dst, src, 0xEE5);
```

## Remark

- Works when dedicated hardware is used (e.g. DMA<sup>18</sup> engines)

---

<sup>18</sup>Direct Memory Access



# Combined attack – Copy

- Introducing logical vulnerabilities using fault injection
  - Build your own buffer overflow!
- Easy approach: change *memcpy* the size argument

## Before corruption

```
memcpy(dst, src, 0x1000);
```

## After corruption

```
memcpy(dst, src, 0xEE5);
```

## Remark

- Works when dedicated hardware is used (e.g. DMA<sup>18</sup> engines)

---

<sup>18</sup>Direct Memory Access

# Combined attack – Copy

- Introducing logical vulnerabilities using fault injection
  - Build your own buffer overflow!
- Easy approach: change *memcpy* the size argument

## Before corruption

```
memcpy(dst, src, 0x1000);
```

## After corruption

```
memcpy(dst, src, 0xC EE5);
```


## Remark

- Works when dedicated hardware is used (e.g. DMA<sup>18</sup> engines)

---

<sup>18</sup>Direct Memory Access


# Combined attack – Copy



## Remark

- Targetting the copy function arguments


# Combined attack – Copy



## Remark

- Targetting the copy function arguments


# Combined attack – Copy



## Remark

- Targetting the copy function arguments


# Combined attack – Copy



## Remark

- Targetting the copy function arguments


# Combined attack – Copy



## Remark

- Targetting the copy function arguments

# Combined attack – Copy



## Remark

- Targetting the copy function arguments



# Combined attack - Controlling PC on ARM<sup>20</sup>

- Exploits an ARM32 characteristic
- PC<sup>19</sup> register is directly accessible by most instructions

## *Multi-word copy*

```
LDMIA r1!, {r3 - r10}
STMIA r0!, {r3 - r10}
```

## *Controlling PC using LDMIA*

```
LDMIA r1!, {r3-r10}      111010001011000100000111111111000
LDMIA r1!, {r3-r10, PC} 111010001011000110000111111111000
```

- Variations possible on other architectures; code dependent

---

<sup>19</sup> Program Counter

<sup>20</sup> Controlling PC on ARM using Fault Injection – Timmers et al., 2016

# Combined attack - Controlling PC on ARM<sup>20</sup>

- Exploits an ARM32 characteristic
- PC<sup>19</sup> register is directly accessible by most instructions

## *Multi-word copy*

```
LDMIA r1!, {r3 - r10}
STMIA r0!, {r3 - r10}
```

## *Controlling PC using LDMIA*

```
LDMIA r1!, {r3-r10}      111010001011000100000111111111000
LDMIA r1!, {r3-r10, PC} 111010001011000110000111111111000
```

- Variations possible on other architectures; code dependent

---

<sup>19</sup> Program Counter

<sup>20</sup> Controlling PC on ARM using Fault Injection – Timmers et al., 2016

# Combined attack - Controlling PC on ARM<sup>20</sup>

- Exploits an ARM32 characteristic
- PC<sup>19</sup> register is directly accessible by most instructions

## *Multi-word copy*

```
LDMIA r1!, {r3 - r10}
STMIA r0!, {r3 - r10}
```

## *Controlling PC using LDMIA*

```
LDMIA r1!, {r3-r10}      111010001011000100000111111111000
LDMIA r1!, {r3-r10, PC} 111010001011000110000111111111000
```

- Variations possible on other architectures; code dependent

---

<sup>19</sup> Program Counter

<sup>20</sup> Controlling PC on ARM using Fault Injection – Timmers et al., 2016

# Combined attack - Controlling PC on ARM<sup>20</sup>

- Exploits an ARM32 characteristic
- PC<sup>19</sup> register is directly accessible by most instructions

## *Multi-word copy*

```
LDMIA r1!, {r3 - r10}  
STMIA r0!, {r3 - r10}
```

## *Controlling PC using LDMIA*

```
LDMIA r1!, {r3-r10}      111010001011000100000111111111000  
LDMIA r1!, {r3-r10, PC} 1110100010110001100000111111111000
```


- Variations possible on other architectures; code dependent

---

<sup>19</sup> Program Counter

<sup>20</sup> Controlling PC on ARM using Fault Injection – Timmers et al., 2016


# Combined attack - Controlling PC on ARM



## Remark

- Targetting the copy function arguments


# Combined attack - Controlling PC on ARM



## Remark

- Targetting the copy function arguments

# Combined attack - Controlling PC on ARM



## Remark

- Targetting the copy function arguments

# Combined attacks - Wild jungle jump<sup>21</sup>

- Start glitching while/after loading the image but before decryption
- Lots of 'magic' pointers around, which point close to the code
- Get them from: stack, register, memory
- The more magic pointers, the higher the probability


---

<sup>21</sup> Proving the wild jungle jump – Gratchoff, 2015




# Combined attacks - Wild jungle jump<sup>21</sup>

- Start glitching while/after loading the image but before decryption
- Lots of 'magic' pointers around, which point close to the code
- Get them from: stack, register, memory
- The more magic pointers, the higher the probability




# Combined attacks - Wild jungle jump<sup>21</sup>

- Start glitching while/after loading the image but before decryption
- Lots of 'magic' pointers around, which point close to the code
- Get them from: stack, register, memory
- The more magic pointers, the higher the probability




# Combined attacks - Wild jungle jump<sup>21</sup>

- Start glitching while/after loading the image but before decryption
- Lots of 'magic' pointers around, which point close to the code
- Get them from: stack, register, memory
- The more magic pointers, the higher the probability



# Combined attacks - Wild jungle jump<sup>21</sup>

- Start glitching while/after loading the image but before decryption
- Lots of 'magic' pointers around, which point close to the code
- Get them from: stack, register, memory
- The more magic pointers, the higher the probability



# Combined attack(s) – Summary

- Bypass of both authentication and decryption
- Typically little software exploitation mitigation during boot
- Fault injection mitigations in software may not be effective

# Combined attack(s) – Summary

- Bypass of both authentication and decryption
- Typically little software exploitation mitigation during boot
- Fault injection mitigations in software may not be effective

## Combined attack(s) – Summary

- Bypass of both authentication and decryption
- Typically little software exploitation mitigation during boot
- Fault injection mitigations in software may not be effective

## Combined attack(s) – Summary

- Bypass of both authentication and decryption
- Typically little software exploitation mitigation during boot
- Fault injection mitigations in software may not be effective




**There are some practicalities ...**

**... which we must overcome!**

**There are some practicalities ...**

**... which we must overcome!**


# Secure Boot – Demo Design



## Remark

- Stage 2 is invalidated by changing the printed string
- Stage 1 enters an infinite loop when the signature is invalid


# Secure Boot – Demo Design



## Remark

- Stage 2 is invalidated by changing the printed string
- Stage 1 enters an infinite loop when the signature is invalid

# Secure Boot – Demo Design




## Remark

- Stage 2 is invalidated by changing the printed string
- Stage 1 enters an infinite loop 1 when the signature is invalid

# When to glitch?


- Not possible to use a signal originating from target
- Only reference point is power-on reset moment
- Use side-channels to obtain more information
- Compare behavior between valid image and an invalid image

# When to glitch?



- Not possible to use a signal originating from target
- Only reference point is power-on reset moment
- Use side-channels to obtain more information
- Compare behavior between valid image and an invalid image


# When to glitch?



- Not possible to use a signal originating from target
- Only reference point is power-on reset moment
- Use side-channels to obtain more information
- Compare behavior between valid image and an invalid image




# When to glitch?




- Not possible to use a signal originating from target
- Only reference point is power-on reset moment
- Use side-channels to obtain more information
- Compare behavior between valid image and an invalid image

# When to glitch?




- Not possible to use a signal originating from target
- Only reference point is power-on reset moment
- Use side-channels to obtain more information
- Compare behavior between valid image and an invalid image

# When to glitch?



- Not possible to use a signal originating from target
- Only reference point is power-on reset moment
- Use side-channels to obtain more information
- Compare behavior between valid image and an invalid image


# When to glitch?




- Not possible to use a signal originating from target
- Only reference point is power-on reset moment
- Use side-channels to obtain more information
- Compare behavior between valid image and an invalid image

# Boot profiling – Reset

## Valid image



## Invalid image




## Remark


- No difference between a valid and invalid image
- Attack window spreads across the entire trace (~400 ms)

# Boot profiling – Reset

## Valid image



## Invalid image




## Remark


- No difference between a valid and invalid image
- Attack window spreads across the entire trace (~400 ms)

# Boot profiling – Reset

## Valid image



## Invalid image




## Remark


- No difference between a valid and invalid image
- Attack window spreads across the entire trace (~400 ms)

# Boot profiling – Flash activity

## Valid image



## Invalid image




## Remarks

- Flash activity 3 not present for the invalid image
- Attack window between flash activity 2 and 3 (~10 ms)




# Boot profiling – Flash activity

## Valid image



## Invalid image




## Remarks


- Flash activity 3 not present for the invalid image
- Attack window between flash activity 2 and 3 (~10 ms)

# Boot profiling – Flash activity

## Valid image




## Invalid image



## Remarks

- Flash activity 3 not present for the invalid image
- Attack window between flash activity 2 and 3 (~10 ms)

# Boot profiling – Power consumption




## Remark

- Measuring electromagnetic emissions using a probe<sup>22</sup>

<sup>22</sup> <https://www.langer-emv.de/en/product/rf-passive-30-mhz-3-ghz/35/rf1-set-near-field-probes-30-mhz-up-to-3-ghz/270>

# Boot profiling – Power consumption




## Remark

- Measuring electromagnetic emissions using a probe<sup>22</sup>


<sup>22</sup> <https://www.langer-emv.de/en/product/rf-passive-30-mhz-3-ghz/35/rf1-set-near-field-probes-30-mhz-up-to-3-ghz/270>

# Boot profiling – Power consumption

## Valid image



## Invalid image




## Remarks


- Significant difference in the electromagnetic emissions
- Attack window reduced significantly ( $< 1$  ms)
- Power profile at black arrow is flat: **infinite loop**

# Boot profiling – Power consumption

## Valid image



## Invalid image




## Remarks


- Significant difference in the electromagnetic emissions
- Attack window reduced significantly ( $< 1$  ms)
- Power profile at black arrow is flat: **infinite loop**

# Boot profiling – Power consumption

## Valid image



## Invalid image




## Remarks


- Significant difference in the electromagnetic emissions
- Attack window reduced significantly ( $< 1$  ms)
- Power profile at black arrow is flat: **infinite loop**

# Boot profiling – Power consumption

## Valid image



## Invalid image




## Remarks

- Significant difference in the electromagnetic emissions
- Attack window reduced significantly ( $< 1 \text{ ms}$ )
- Power profile at black arrow is flat: **infinite loop**




# Boot profiling – Power consumption

## Valid image




## Invalid image



## Remarks

- Significant difference in the electromagnetic emissions
- Attack window reduced significantly ( $< 1$  ms)
- Power profile at black arrow is flat: **infinite loop**


# Jitter



## Remark

- Jitter during boot prevents effective timing ( $\sim 150 \mu\text{s}$ )


# Jitter



## Remark

- Jitter during boot prevents effective timing ( $\sim 150 \mu\text{s}$ )

# Jitter



## Remark

- Jitter during boot prevents effective timing ( $\sim 150 \mu\text{s}$ )

# How to minimize jitter during boot?

- Power-on reset is too early
- Use a signal close to the 'glitch moment'

## Remark

- Using flash activity 2 as a trigger to minimize jitter

# How to minimize jitter during boot?

- Power-on reset is too early
- Use a signal close to the 'glitch moment'

## Remark

- Using flash activity 2 as a trigger to minimize jitter

# How to minimize jitter during boot?


- Power-on reset is too early
- Use a signal close to the 'glitch moment'

## Remark

- Using flash activity 2 as a trigger to minimize jitter

# How to minimize jitter during boot?

- Power-on reset is too early
- Use a signal close to the 'glitch moment'




## Remark

- Using flash activity 2 as a trigger to minimize jitter



# How to minimize jitter during boot?


- Power-on reset is too early
- Use a signal close to the 'glitch moment'



## Remark

- Using flash activity 2 as a trigger to minimize jitter


# Glitch Timing – Power consumption



## Remarks

- Jitter minimized using flash activity as a trigger

# Glitch Timing – Power consumption




## Remarks

- Jitter minimized using flash activity as a trigger

# DEMO 2

## BYPASSING SECURE BOOT




### Glitch parameter search

- Fixed the glitch delay to 300 ms
- Fixed the glitch voltage to -2 V
- Randomize the glitch length

# DEMO 2

## BYPASSING SECURE BOOT




### Glitch parameter search

- Fixed the glitch delay to 300 ms
- Fixed the glitch voltage to -2 V
- Randomize the glitch length

# DEMO 2

## BYPASSING SECURE BOOT




### Glitch parameter search

- Fixed the glitch delay to 300 ms
- Fixed the glitch voltage to -2 V
- Randomize the glitch length

# DEMO 2

## BYPASSING SECURE BOOT




### Glitch parameter search

- Fixed the glitch delay to 300 ms
- Fixed the glitch voltage to -2 V
- Randomize the glitch length

# DEMO 2

## BYPASSING SECURE BOOT





# Secure Boot – Manufacturer Best practices

## Minimize attack surface

- Authenticate all code and data
- Limit functionality in ROM code
- Disable memory when not required

## Lower the probability

- Implement fault injection countermeasures
- Implement software exploitation mitigations

*Robustness can only be determined using **testing!***

# Secure Boot – Manufacturer Best practices

## Minimize attack surface

- Authenticate all code and data
- Limit functionality in ROM code
- Disable memory when not required

## Lower the probability

- Implement fault injection countermeasures
- Implement software exploitation mitigations

*Robustness can only be determined using **testing!***

# Secure Boot – Manufacturer Best practices

## Minimize attack surface

- Authenticate all code and data
- Limit functionality in ROM code
- Disable memory when not required

## Lower the probability

- Implement fault injection countermeasures
- Implement software exploitation mitigations

*Robustness can only be determined using **testing!***

# Secure Boot – Manufacturer Best practices

## Minimize attack surface

- Authenticate all code and data
- Limit functionality in ROM code
- Disable memory when not required

## Lower the probability

- Implement fault injection countermeasures
- Implement software exploitation mitigations

*Robustness can only be determined using **testing!***

# Secure Boot – Manufacturer Best practices

## Minimize attack surface

- Authenticate all code and data
- Limit functionality in ROM code
- Disable memory when not required

## Lower the probability

- Implement fault injection countermeasures
- Implement software exploitation mitigations

*Robustness can only be determined using **testing!***

# Secure Boot – Manufacturer Best practices

## Minimize attack surface

- Authenticate all code and data
- Limit functionality in ROM code
- Disable memory when not required

## Lower the probability

- Implement fault injection countermeasures
- Implement software exploitation mitigations

*Robustness can only be determined using **testing!***

# Secure Boot – Manufacturer Best practices

## Minimize attack surface

- Authenticate all code and data
- Limit functionality in ROM code
- Disable memory when not required

## Lower the probability

- Implement fault injection countermeasures
- Implement software exploitation mitigations

*Robustness can only be determined using **testing!***

# Secure Boot – Manufacturer Best practices

## Minimize attack surface

- Authenticate all code and data
- Limit functionality in ROM code
- Disable memory when not required

## Lower the probability

- Implement fault injection countermeasures
- Implement software exploitation mitigations

*Robustness can only be determined using **testing!***



# Secure Boot – Manufacturer Best practices

## Minimize attack surface

- Authenticate all code and data
- Limit functionality in ROM code
- Disable memory when not required

## Lower the probability

- Implement fault injection countermeasures
- Implement software exploitation mitigations

*Robustness can only be determined using **testing!***

## Conclusion / Sound Bytes

- Today's standard technology not resistant to fault attacks
- Implementers of secure boot should address fault risks
- Hardware fault injection countermeasures are needed
- Fault injection testing provides assurance on product security

# Conclusion / Sound Bytes

- Today's standard technology not resistant to fault attacks
- Implementers of secure boot should address fault risks
- Hardware fault injection countermeasures are needed
- Fault injection testing provides assurance on product security

# Conclusion / Sound Bytes

- Today's standard technology not resistant to fault attacks
- Implementers of secure boot should address fault risks
- Hardware fault injection countermeasures are needed
- Fault injection testing provides assurance on product security

# Conclusion / Sound Bytes

- Today's standard technology not resistant to fault attacks
- Implementers of secure boot should address fault risks
- Hardware fault injection countermeasures are needed
- Fault injection testing provides assurance on product security

# Conclusion / Sound Bytes

- Today's standard technology not resistant to fault attacks
- Implementers of secure boot should address fault risks
- Hardware fault injection countermeasures are needed
- Fault injection testing provides assurance on product security

**riscure**

Challenge your security

**Niek Timmers**

*Senior Security Analyst*

timmers@riscure.com (@tieknimmers)

**Albert Spruyt**

*Senior Security Analyst*

spruyt@riscure.com

[www.riscure.com/careers](http://www.riscure.com/careers)

[inforequest@riscure.com](mailto:inforequest@riscure.com)