## DRAMA: How your DRAM becomes a security problem

Michael Schwarz and Anders Fogh November 4, 2016 This talk is about how DRAM leaks information across security boundries

- Not about software bugs
- It is about hardware design becomes an attack vector
- Focus on Intel x86-64 but problem is DRAM thus applies to other architectures as well

#### Take aways

- DRAM design is security relevant
- DRAM leaks information

#### Take aways

- DRAM design is security relevant
- DRAM leaks information

Exploit this to:

- Covertly extract information cross VM, cross CPU
- Spy on other software
- Enable efficient and targeted row hammer attacks

## Introduction



#### DEMO

- 0 software bugs
- Covert communication in and out of VM
- Covert communication in and out of JS sandbox
- This isn't magic..

## Whoami

- Michael Schwarz
- PhD Student, Graz University of Technology
- · Likes to break stuff
- Twitter: @misc0110
- Email: michael.schwarz@iaik.tugraz.at



The research team

- Peter Pessl
- Daniel Gruss
- Clémentine Maurice
- Stefan Mangard

from Graz University of Technology



## Whoami

- Anders Fogh
- Principal Security Researcher, GDATA Advanced Analytics
- Playing with malware since 1992
- Twitter: @anders\_fogh
- Email: anders.fogh@gdata-adan.de



# From code to capacitor

## From code to capacitor

## MOV RAX, [0x414141414]

то



**Page tables** 

- 0x41414141 is a virtual address of the current process
- The CPU need a physical address to talk to DRAM
- Thus translation is needed


## Why translation

Why address translation: Run multiple processes securely on a single CPU

- · Let applications run in their own virtual address space
- Create exchangeable map from "virtual memory" to "physical memory"
- Privileges are checked on memory accesses
- Managed by the operating system kernel and hypervisor



## Address translation on x86-64



12

Summary:

- The most significant bits of the virtual address determines the page
- A page is almost always  $4\,\mathrm{kB}$  large
- The least significant bits (almost always 12 bits) is an offset into the page
- Only the page is translated and security checked

**Data caches** 

## **Road block: Data Caches**

Memory (DRAM) is slow compared to the CPU

- buffer frequently used memory for the CPU
- · every memory reference goes through the cache
- transparent to OS and programs
- = Problem: We want to speak to DRAM, not a cache




We must remove our address from the cache to talk to DRAM

- Native code: CLFLUSH instruction
- Javascript: Evict Gruss et al. 2016

# The memory controller


#### Memory controller in the processor has a mapping function




Based on physical addresses











## **DRAM** organization



## **DRAM** organization



## First hint of trouble



- A row is 64k Cells: 8 kB
- Security was checked for  $4\,\mathrm{kB}$  blocks

## **First hint of trouble**



- A row is 64k Cells: 8 kB
- Security was checked for  $4\,\mathrm{kB}$  blocks
- = security domains may share rows

# **Reading from DRAM**


• DRAM internally is only capable of reading entire rows

- DRAM internally is only capable of reading entire rows
- · Capacitors in cells discharge when you "read the bits"
- · Buffer the bits when reading them from the cells
- Write the bits back to the cells when you're done

- DRAM internally is only capable of reading entire rows
- · Capacitors in cells discharge when you "read the bits"
- · Buffer the bits when reading them from the cells
- Write the bits back to the cells when you're done
- = Row buffer


## How reading from DRAM works






CPU reads row 1, row buffer empty!

## How reading from DRAM works






#### How reading from DRAM works




#### How reading from DRAM works





CPU reads row 1, row buffer now full!

#### How reading from DRAM works



21

#### We can measure a difference




Figure 1: Row hits

#### We can measure a difference





Figure 2: Row conflicts

#### We can measure a difference



Difference between row hits ( $\approx$  225 cycles) and row conflicts ( $\approx$  247 cycles) on an Intel Core i7 Ivy Bridge machine.

- Security is typically checked for  $4\,\mathrm{kB}$  pages

- Security is typically checked for  $4\,\mathrm{kB}$  pages
- The data caches can be circumvented to use DRAM

- Security is typically checked for  $4\,\mathrm{kB}$  pages
- The data caches can be circumvented to use DRAM
- +  $4\,\mathrm{kB}$  pages of different security domains can share banks


- Security is typically checked for  $4\,\mathrm{kB}$  pages
- The data caches can be circumvented to use DRAM
- + 4 kB pages of different security domains can share banks
- + 4 kB pages of different security domains can share rows

- Security is typically checked for  $4\,\mathrm{kB}$  pages
- The data caches can be circumvented to use DRAM
- + 4 kB pages of different security domains can share banks
- 4 kB pages of different security domains can share rows
- Through timing we can establish row hits and misses across security domains

- Security is typically checked for  $4\,\mathrm{kB}$  pages
- The data caches can be circumvented to use DRAM
- + 4 kB pages of different security domains can share banks
- + 4 kB pages of different security domains can share rows
- Through timing we can establish row hits and misses across security domains
- = DRAM leaks information


# First attack: Reversing the CPU

Memory controller in the processor has a mapping function



Based on physical addresses


Memory controller in the processor has a mapping function



- Based on physical addresses
- Problem: this function is undocumented


Reverse engineer the mapping function

 You can reverse engineer the mapping of your processor using row hits and misses





Different bank


# Select random base address in one bank





Different bank



























# Select random base address in one bank





Different bank

















Different bank



Different bank



Different bank



• Repeat the process for all banks

- Repeat the process for all banks
- For each bank, we have a set of addresses that map to this bank


- · Repeat the process for all banks
- For each bank, we have a set of addresses that map to this bank
- · We can see it as a linear equation system

- · Repeat the process for all banks
- For each bank, we have a set of addresses that map to this bank
- We can see it as a linear equation system
- · Solving it gives us the bits used for the mapping functions

- · Repeat the process for all banks
- For each bank, we have a set of addresses that map to this bank
- We can see it as a linear equation system
- Solving it gives us the bits used for the mapping functions
- The alternative: generate every possible XOR function and check if it yields the same result for all addresses in the set


- · Repeat the process for all banks
- For each bank, we have a set of addresses that map to this bank
- We can see it as a linear equation system
- · Solving it gives us the bits used for the mapping functions
- The alternative: generate every possible XOR function and check if it yields the same result for all addresses in the set
- This is still very fast (in the order of seconds)

### Results




• We developed a toolkit that reverse engineers the mapping fully automatically

### Results



- We developed a toolkit that reverse engineers the mapping fully automatically
- Takes between seconds and minutes

### Results



- We developed a toolkit that reverse engineers the mapping fully automatically
- Takes between seconds and minutes
- You can download it here: https://github.com/IAIK/drama

• We know which address maps to which part of the DRAM


- We know which address maps to which part of the DRAM
- We can do that fully automatic on any new system

- We know which address maps to which part of the DRAM
- · We can do that fully automatic on any new system
- Once we have the function, we can exploit that knowledge



Spying through the DRAM

# Imagine this code



• We want to spy on the behaviour of a victim

- We want to spy on the behaviour of a victim
- The victim will not know that we spy on it

- We want to spy on the behaviour of a victim
- The victim will not know that we spy on it
- We can use row hits to get useful information

- · We want to spy on the behaviour of a victim
- The victim will not know that we spy on it
- · We can use row hits to get useful information
- Advantage over cache attacks: it works across CPUs

#### Attack Primitive: Row hit




#### DRAM bank 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 0000000 00000000 row buffer


Spy activates row O, get copied to row buffer

#### Attack Primitive: Row hit


1.....



#### Attack Primitive: Row hit




#### Attack Primitive: Row hit





#### Attack Primitive: Row hit





#### Attack Primitive: Row hit




#### DRAM bank 0000000 00000000

...but what if the victim accessed the shared row...


Attack Primitive: Row hit

U.S. Hand




Attack Primitive: Row hit





...before the spy activates it

#### Attack Primitive: Row hit



Row hit, faster

• What is the chance we can share a row with important victim data?

- What is the chance we can share a row with important victim data?
- What kind of spatial accuracy will we get?

### **Row hits**

• The smallest unit of physical memory is one page

- The smallest unit of physical memory is one page
- Pages are usually  $4\,\mathrm{kB}$

- · The smallest unit of physical memory is one page
- Pages are usually  $4\,\mathrm{kB}$
- DRAM rows are usually 8 kB

- · The smallest unit of physical memory is one page
- Pages are usually  $4\,\mathrm{kB}$
- DRAM rows are usually 8 kB
- We need the victim's address and our address in the same row

- The smallest unit of physical memory is one page
- Pages are usually  $4\,\mathrm{kB}$
- DRAM rows are usually 8 kB
- We need the victim's address and our address in the same row



• If you say that **two pages** share one row you are not wrong...

- If you say that **two pages** share one row you are not wrong...
- ...but not right either



- If you say that **two pages** share one row you are not wrong...
- ...but not right either
- Why?

• Not the whole physical page must be in one row

- · Not the whole physical page must be in one row
- Depending on the mapping function, a page can be distributed over multiple rows

- Not the whole physical page must be in one row
- Depending on the mapping function, a page can be distributed over multiple rows
- This is the case if address bits 0 to 11 are used for the mapping

- Not the whole physical page must be in one row
- Depending on the mapping function, a page can be distributed over multiple rows
- This is the case if address bits 0 to 11 are used for the mapping
- For example: Skylake uses low bits for channel (bits 8 and 9) and bankgroup (bit 7)

- Not the whole physical page must be in one row
- Depending on the mapping function, a page can be distributed over multiple rows
- This is the case if address bits 0 to 11 are used for the mapping
- For example: Skylake uses low bits for channel (bits 8 and 9) and bankgroup (bit 7)
- One physical page is distributed over 4 rows



#### 8 kB row x in BGO (1) and channel (1)

 Page #2
 Page #3
 Page #4
 Page #5
 Page #6
 Page #7
 Page #8

#### $8\,\mathrm{kB}$ row x in BG0 (0) and channel (1)


 Page #2
 Page #3
 Page #4
 Page #5
 Page #6
 Page #7
 Page #8

#### 8 kB row x in BGO (1) and channel (0)

 Page #2
 Page #3
 Page #4
 Page #5
 Page #6
 Page #7
 Page #8

#### 8 kB row x in BG0 (0) and channel (0)

	Page #2	Page #3	Page #4	Page #5	Page #6	Page #7	Page #8	
--	---------	---------	---------	---------	---------	---------	---------	--



#### 8 kB row x in BGO (1) and channel (1)

 Page #2
 Page #3
 Page #4
 Page #5
 Page #6
 Page #7
 Page #8

8 kB row x in BG0 (0) and channel (1)


 Page #2
 Page #3
 Page #4
 Page #5
 Page #6
 Page #7
 Page #8

8 kB row x in BGO (1) and channel (0)

 Page #2
 Page #3
 Page #4
 Page #5
 Page #6
 Page #7
 Page #8

8 kB row x in BG0 (0) and channel (0)

Page #	I Page #2	Page #3	Page #4	Page #5	Page #6	Page #7	Page #8
--------	-----------	---------	---------	---------	---------	---------	---------



#### 8 kB row x in BGO (1) and channel (1)

 Page #2
 Page #3
 Page #4
 Page #5
 Page #6
 Page #7
 Page #8

 $8\,\mathrm{kB}$  row x in BG0 (0) and channel (1)


 Page #2
 Page #3
 Page #4
 Page #5
 Page #6
 Page #7
 Page #8

8 kB row x in BG0 (1) and channel (0)

 Page #1
 Page #2
 Page #3
 Page #4
 Page #5
 Page #6
 Page #7
 Page #8

8 kB row x in BG0 (0) and channel (0)

Page	e #1	Page #2	Page #3	Page #4	Page #5	Page #6	Page #7	Page #8
------	------	---------	---------	---------	---------	---------	---------	---------



#### 8 kB row x in BGO (1) and channel (1)

Page #2	Page #3	Page #4	Page #5	Page #6	Page #7	Page #8

		8 kB i	row $x$ in	BG0 (0	)) and c	hannel	(1)	
age #	1	Page #2	Page #3	Page #4	Page #5	Page #6	Page #7	Page


8 kB row x in BG0 (1) and channel (0)

Page #1 Page #2 Page	Page #3 Page #4	Page #5 Page #6	Page #7	Page #8
----------------------	-----------------	-----------------	---------	---------

 $8\,\mathrm{kB}$  row x in BG0 (0) and channel (0)

Page #1	Page #2	Page #3	Page #4	Page #5	Page #6	Page #7	Page #8
---------	---------	---------	---------	---------	---------	---------	---------

#8



# Row sharing



Sandy Bridge /w 1 DIMM

DRAM	bank				
00000000	00000000				
00000000	00000000				
00000000	00000000				
00000000	00000000				
00000000	00000000				
row b	ouffer				

# Row sharing



Ivy Bridge /w 2 DIMM

	0000		
	0000		
	0000		
		•	
0000	0000	0000	0000

# Row sharing




Sky Lake /w 2 DIMM

# 00 00 00 00 00 00 00 00 0.0 00 row buffer

DRAM bank

# Row sharing



We can deduct behavior from memory access much like cache side channel attacks

- We can deduct behavior from memory access much like cache side channel attacks
- Works cross VM, cross CPU or sandboxed!


- We can deduct behavior from memory access much like cache side channel attacks
- Works cross VM, cross CPU or sandboxed!
- On the latest generation of personal computers

- We can deduct behavior from memory access much like cache side channel attacks
- Works cross VM, cross CPU or sandboxed!
- On the latest generation of personal computers
  - We are likely to be in the same row as secret victim information

- We can deduct behavior from memory access much like cache side channel attacks
- Works cross VM, cross CPU or sandboxed!
- On the latest generation of personal computers
  - We are likely to be in the same row as secret victim information
  - We have a spatial accuracy of 1024 bytes

- We can deduct behavior from memory access much like cache side channel attacks
- Works cross VM, cross CPU or sandboxed!
- On the latest generation of personal computers
  - We are likely to be in the same row as secret victim information
  - We have a spatial accuracy of 1024 bytes
  - It gets even better on multi-CPU servers

- We can deduct behavior from memory access much like cache side channel attacks
- Works cross VM, cross CPU or sandboxed!
- On the latest generation of personal computers
  - We are likely to be in the same row as secret victim information
  - We have a spatial accuracy of 1024 bytes
  - It gets even better on multi-CPU servers
- For example, we can spy on keyboard inputs to Firefox




# **DRAM Covert Channel**


#### Attack Primitive: Row miss




#### DRAM bank

Sender and receiver decide on one bank







#### Attack Primitive: Row miss





Repeated access always has low access times














### How our demo really works

What is a covert communication?

#### How our demo really works

What is a covert communication?

• Two programs would like to communicate

What is a covert communication?

• Two programs would like to communicate but are not allowed to do so

What is a covert communication?

- Two programs would like to communicate but are not allowed to do so
- · All "normal" channels are blocked or monitored

What is a covert communication?

- Two programs would like to communicate but are not allowed to do so
- · All "normal" channels are blocked or monitored



• There is no communication between guest and host

- There is no communication between guest and host
- We want to get data out of the VM

- There is no communication between guest and host
- We want to get data out of the VM
- We cannot run binaries on the host system

- There is no communication between guest and host
- We want to get data out of the VM
- We cannot run binaries on the host system
- There are no known software bugs in either host, guest or virtualization software

### The solution

• DRAM as side channel (main memory is "shared" between host and guest)

- DRAM as side channel (main memory is "shared" between host and guest)
- Sender inside the VM

- DRAM as side channel (main memory is "shared" between host and guest)
- Sender inside the VM
- JavaScript running in the browser on the host

- DRAM as side channel (main memory is "shared" between host and guest)
- Sender inside the VM
- · JavaScript running in the browser on the host
- We only have to trick the victim to visit our page

• Use the row miss attack primitive

- Use the row miss attack primitive
- Sender and receiver agree on a bank (can be hardcoded)

- · Use the row miss attack primitive
- Sender and receiver agree on a bank (can be hardcoded)
- Both sender inside VM and JavaScript in host select a different row inside this bank

- · Use the row miss attack primitive
- Sender and receiver agree on a bank (can be hardcoded)
- Both sender inside VM and JavaScript in host select a different row inside this bank
- · JavaScript measures access time for this row

- · Use the row miss attack primitive
- Sender and receiver agree on a bank (can be hardcoded)
- Both sender inside VM and JavaScript in host select a different row inside this bank
- JavaScript measures access time for this row
- Sender can transmit 0 by doing nothing and 1 by causing row conflict

- · Use the row miss attack primitive
- Sender and receiver agree on a bank (can be hardcoded)
- Both sender inside VM and JavaScript in host select a different row inside this bank
- JavaScript measures access time for this row
- Sender can transmit 0 by doing nothing and 1 by causing row conflict
- If measured timing was "fast" sender transmitted 0.

#### The gory details - bits




Figure 3: Multiple measurements per bit to have a reliable detection.

### The gory details - bits





Figure 3: Multiple measurements per bit to have a reliable detection.




• Communication is based on packets



- Communication is based on packets
- Packet starts with a 2-bit preamble



- Communication is based on packets
- · Packet starts with a 2-bit preamble
- Data integrity is checked by an error-detection code (EDC)



- · Communication is based on packets
- · Packet starts with a 2-bit preamble
- Data integrity is checked by an error-detection code (EDC)
- · Sequence bit indicates whether it is a retransmission or a new packet

• Transmission of approximately 11 bits/s

- Transmission of approximately  $11\,\rm bits/s$
- Can be improved using


- Transmission of approximately  $11\,\rm bits/s$
- Can be improved using
  - Fewer retransmits

- Transmission of approximately  $11\,\rm bits/s$
- Can be improved using
  - Fewer retransmits
  - Error correction

- Transmission of approximately  $11\,\rm bits/s$
- Can be improved using
  - Fewer retransmits
  - Error correction
  - Multithreading  $\rightarrow$  multiple banks in parallel


- Transmission of approximately  $11\,\rm bits/s$
- Can be improved using
  - Fewer retransmits
  - Error correction
  - Multithreading  $\rightarrow$  multiple banks in parallel
  - What is possible in native code?  $596\,\rm kbit/s$  cross CPU and cross VM

### Rowhammer




DRAM bank

- Capacitors leak  $\rightarrow$  refresh necessary
- cells leak faster upon proximate accesses
- With enough proximate access bits flips




- Capacitors leak  $\rightarrow$  refresh necessary
- cells leak faster upon proximate accesses
- With enough proximate access bits flips




### DRAM bank

- Capacitors leak  $\rightarrow$  refresh necessary
- cells leak faster upon proximate accesses
- With enough proximate access bits flips




- Capacitors leak  $\rightarrow$  refresh necessary
- cells leak faster upon proximate accesses
- With enough proximate access bits flips



### DRAM bank

- Capacitors leak  $\rightarrow$  refresh necessary
- cells leak faster upon proximate accesses
- With enough proximate access bits flips



• Capacitors leak  $\rightarrow$  refresh necessary

- cells leak faster upon proximate accesses
- With enough proximate access bits flips

The problem: Finding the victim row and the neighboring rows.

Solution 1: Spraying - We can fill memory with security relevant information and hammer randomly

- Seaborn 2015
- Spraying PTE and NaCl sanity checking code
- Problem: Not everything can be sprayed.

## Solution 2: Deduplication

- Razavi et al. 2016
- We can have the operating system / hypervisor copy relevant information to a known location
- Problem: Deduplication is turned off in "serious" cloud and default off in most operating systems.

## Solution 3: Locate data - DRAMA: We know the mapping function

- Bhattacharya and Mukhopadhyay 2016
- Cool: We can now target row hammer
- Problem: Physical addresses.

Solution 3: Locate data - DRAMA: We know the mapping function

- Bhattacharya and Mukhopadhyay 2016
- Cool: We can now target row hammer
- Problem: Physical addresses.
- /proc/PID/pagemap
- cite prefetch
- Other leaks: ex. large pages and cache set congruency.

# Knowning the mapping funcion and physical address is what enabled bit flips in DDR4

Solution 4: Locate data - DRAMA: Row hits and misses

- If we can invoke victim:
- We can use row miss primitive to locate the bank
- We can use row hits primitive to locate rows

Solution 4: Locate data - DRAMA: Row hits and misses

- If we can invoke victim:
- We can use row miss primitive to locate the bank
- We can use row hits primitive to locate rows
- This is not perfect,
- but we can drastically improve accuracy

# Conclusion

Black Hat Sound Bytes.

- DRAM design is security relevant
- · We can covertly exfiltrate information
- We can spy on other software
- · We enable targeted row hammer attacks

## **Bibliography I**

# References

🔋 Bha

Bhattacharya, Sarani and Debdeep Mukhopadhyay (2016). "Curious case of Rowhammer: Flipping Secret Exponent Bits using Timing Analysis". In: Cryptology ePrint Archive, Report 2016/618.

- Gruss, Daniel et al. (2016). "Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript". In: DIMVA.
- Razavi, Kaveh et al. (2016). "Flip Feng Shui: Hammering a Needle in the Software Stack". In: Proceedings of the 2016 USENIX Annual Technical Conference (USENIX ATC'16).
  - Seaborn, Mark (2015). Exploiting the DRAM rowhammer bug to gain kernel privileges.

http://googleprojectzero.blogspot.com/2015/03/exploiting-dram-rowhammer-bug-togain.html. Retrieved on June 26, 2015.

# DRAMA: How your DRAM becomes a security problem

Michael Schwarz and Anders Fogh November 4, 2016