ARMageddon

How Your Smartphone CPU Breaks Software-Level Security And Privacy

Moritz Lipp and Clémentine Maurice November 3, 2016—Black Hat Europe • Safe software infrastructure does not mean safe execution

- Safe software infrastructure does not mean safe execution
- Information leaks because of the underlying hardware

- Safe software infrastructure does not mean safe execution
- Information leaks because of the underlying hardware
- We focus on the CPU cache

- Safe software infrastructure does not mean safe execution
- Information leaks because of the underlying hardware
- We focus on the CPU cache
- Cache attacks can be used for covert communications and attack crypto implementations

- Safe software infrastructure does not mean safe execution
- Information leaks because of the underlying hardware
- We focus on the CPU cache
- Cache attacks can be used for covert communications and attack crypto implementations
- Only been demonstrated on Intel x86 for now

- Safe software infrastructure does not mean safe execution
- Information leaks because of the underlying hardware
- We focus on the CPU cache
- Cache attacks can be used for covert communications and attack crypto implementations
- Only been demonstrated on Intel x86 for now
- But why not on ARM?

Who We Are

- Moritz Lipp
- Master Student, Graz University Of Technology
- 🕑 @mlqxyz
- 🔽 mail@mlq.me

- Clémentine Maurice
- PhD in InfoSec; Postdoc, Graz University Of Technology
- ♥ @BloodyTangerine
- 🔽 clementine.maurice@iaik.tugraz.at

The rest of the research team

- Daniel Gruss
- Raphael Spreitzer
- Stefan Mangard

From Graz University of Technology



Demo

• Background information

- Background information
- What are the challenges for cache attacks on ARM?

- Background information
- What are the challenges for cache attacks on ARM?
- How to solve those challenges

- Background information
- What are the challenges for cache attacks on ARM?
- How to solve those challenges
- Attack scenarios

- Background information
- What are the challenges for cache attacks on ARM?
- How to solve those challenges
- Attack scenarios
- Tools

Cache Attacks



• Data can reside in



- Data can reside in
 - CPU registers



- Data can reside in
 - CPU registers
 - Different levels of the CPU cache



- Data can reside in
 - CPU registers
 - Different levels of the CPU cache
 - Main memory



- Data can reside in
 - CPU registers
 - Different levels of the CPU cache
 - Main memory
 - Disk storage

• Exploit timing differences of memory accesses:

- Exploit timing differences of memory accesses:
 - cache \rightarrow fast (cache hit)

- Exploit timing differences of memory accesses:
 - cache \rightarrow fast (cache hit)
 - main memory \rightarrow slow (cache miss)

- Exploit timing differences of memory accesses:
 - cache \rightarrow fast (cache hit)
 - main memory \rightarrow slow (cache miss)





Cache



Cache

Data loaded in a specific set depending on its address



Cache

Data loaded in a specific set depending on its address

Several ways per set



Data loaded in a specific set depending on its address

Several ways per set

Cache line loaded in a specific way depending on the replacement policy



Step 1: Attacker maps shared library (shared memory, in cache)



Step 1: Attacker maps shared library (shared memory, in cache)



Step 1: Attacker maps shared library (shared memory, in cache)

Step 2: Attacker flushes the shared cache line



Step 1: Attacker maps shared library (shared memory, in cache)

- Step 2: Attacker flushes the shared cache line
- Step 3: Victim loads the data



Step 1: Attacker maps shared library (shared memory, in cache)

- Step 2: Attacker flushes the shared cache line
- Step 3: Victim loads the data
- Step 4: Attacker reloads the data
Victim address space

Cache

Attacker address space



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)

Step 2: Victim evicts cache lines while running



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)

- Step 2: Victim evicts cache lines while running
- Step 3: Attacker probes data to determine if set has been accessed



Step 1: Attacker primes, *i.e.*, fills, the cache (no shared memory)

- Step 2: Victim evicts cache lines while running
- Step 3: Attacker probes data to determine if set has been accessed

Differences between Intel x86 and ARM

• Basic operation for cache attacks: invalidate cache lines

- Basic operation for cache attacks: invalidate cache lines
- Cache maintenance instructions

- Basic operation for cache attacks: invalidate cache lines
- Cache maintenance instructions
 - Intel x86: Unprivileged clflush instruction

- Basic operation for cache attacks: invalidate cache lines
- Cache maintenance instructions
 - Intel x86: Unprivileged clflush instruction
 - ARMv7-A: Only privileged cache maintenance instructions

- Basic operation for cache attacks: invalidate cache lines
- Cache maintenance instructions
 - Intel x86: Unprivileged clflush instruction
 - ARMv7-A: Only privileged cache maintenance instructions
 - ARMv8-A: Privileged instructions can be unlocked for userspace

- Basic operation for cache attacks: invalidate cache lines
- Cache maintenance instructions
 - Intel x86: Unprivileged clflush instruction
 - ARMv7-A: Only privileged cache maintenance instructions
 - ARMv8-A: Privileged instructions can be unlocked for userspace

Challenge #1 No flush instruction • Fill the whole cache

 $\bullet\,$ Fill the whole cache \rightarrow too slow

- $\bullet~$ Fill the whole cache \rightarrow too slow
- Fill a specific cache set



- $\bullet\,$ Fill the whole cache \rightarrow too slow
- Fill a specific cache set



- $\bullet\,$ Fill the whole cache \rightarrow too slow
- Fill a specific cache set



- $\bullet\,$ Fill the whole cache \rightarrow too slow
- Fill a specific cache set



- $\bullet\,$ Fill the whole cache \rightarrow too slow
- Fill a specific cache set



- $\bullet\,$ Fill the whole cache \rightarrow too slow
- Fill a specific cache set



- $\bullet\,$ Fill the whole cache \rightarrow too slow
- Fill a specific cache set



- $\bullet\,$ Fill the whole cache \rightarrow too slow
- Fill a specific cache set



- $\bullet~$ Fill the whole cache \rightarrow too slow
- Fill a specific cache set
- Until the target address is evicted from the cache



- $\bullet~$ Fill the whole cache \rightarrow too slow
- Fill a specific cache set
- Until the target address is evicted from the cache



 $\rightarrow\,$ Ideal case with LRU replacement policy



















• Pseudo-random cache replacement policy



 $\rightarrow\,$ Simple approach highly inefficient

• Pseudo-random cache replacement policy



 $\rightarrow\,$ Simple approach highly inefficient

Challenge #2

Pseudo-random replacement policy complicates eviction
• Need fine-grained timing measurements

- Need fine-grained timing measurements
- Intel x86: Unprivileged rdtsc instruction for cycle count

- Need fine-grained timing measurements
- Intel x86: Unprivileged rdtsc instruction for cycle count
- ARM: Cycle counter only in privileged mode

- Need fine-grained timing measurements
- Intel x86: Unprivileged rdtsc instruction for cycle count
- ARM: Cycle counter only in privileged mode
 - $\rightarrow~$ Previous attacks required root access

- Need fine-grained timing measurements
- Intel x86: Unprivileged rdtsc instruction for cycle count
- ARM: Cycle counter only in privileged mode
 - $\rightarrow~$ Previous attacks required root access

Challenge #3

No unprivileged and accurate timing sources



• Last-level cache: L3



- Last-level cache: L3
 - shared



- Last-level cache: L3
 - shared
 - inclusive



- Last-level cache: L3
 - shared
 - inclusive
 - $\rightarrow\,$ Shared memory is shared in the cache across all cores



• Last-level cache: L2



- Last-level cache: L2
 - shared



- Last-level cache: L2
 - shared
 - not inclusive



- Last-level cache: L2
 - shared
 - not inclusive
 - $\rightarrow\,$ Shared memory that is not in L2 is not shared in the cache.



- Last-level cache: L2
 - shared
 - not inclusive
 - $\rightarrow\,$ Shared memory that is not in L2 is not shared in the cache.

Challenge #4

Non-inclusive caches

Cache Hierarchy on ARM big.LITTLE



• Interconnects multiple CPUs to combine energy efficiency and performance

Cache Hierarchy on ARM big.LITTLE



- Interconnects multiple CPUs to combine energy efficiency and performance
- CPUs do not share a cache

Cache Hierarchy on ARM big.LITTLE



- Interconnects multiple CPUs to combine energy efficiency and performance
- CPUs do not share a cache

Challenge #5 No shared cache Let's solve those challenges

Challenge #1 No flush instruction
Challenge #2 Pseudo-random replacement policy
Challenge #3 No unprivileged timing
Challenge #4 Non-inclusive caches
Challenge #5 No shared cache

• Replace the missing flush instruction with cache eviction

- Replace the missing flush instruction with cache eviction
- Works on Intel x86

- Replace the missing flush instruction with cache eviction
- Works on Intel x86
 - Prime+Probe
 - $Flush+Reload \rightarrow Evict+Reload$

Challenge #1 No flush instruction ✓
Challenge #2 Pseudo-random replacement policy
Challenge #3 No unprivileged timing
Challenge #4 Non-inclusive caches
Challenge #5 No shared cache



• No.

- No.
- Eviction can be slow and unreliable...

- No.
- Eviction can be slow and unreliable...
- Unless you know how to properly evict data

- No.
- Eviction can be slow and unreliable...
- Unless you know how to properly evict data
- \rightarrow Central idea of our Rowhammer.js paper

• Cache line to be discarded is chosen pseudo-randomly

- Cache line to be discarded is chosen pseudo-randomly
- Accessing once *n* addresses in an *n*-way cache set

- Cache line to be discarded is chosen pseudo-randomly
- Accessing once *n* addresses in an *n*-way cache set
 - $\rightarrow~$ Cache eviction slow and unreliable

- Cache line to be discarded is chosen pseudo-randomly
- Accessing once *n* addresses in an *n*-way cache set
 - $\rightarrow~$ Cache eviction slow and unreliable

Solution:

• Accessing unique addresses several times, with different access patterns

Table 1: Different eviction strategies for the Alcatel One Touch Pop 2

Addresses	Accesses	Cycles	Eviction rate
48	48	6 517 🗸	70.78% 🗡

Table 1: Different eviction strategies for the Alcatel One Touch Pop 2

Addresses	Accesses	Cycles	Eviction rate
48	48	6 517 🗸	70.78% 🗡
200	200	33 110 🗡	96.04% 🗡

Table 1: Different eviction strategies for the Alcatel One Touch Pop 2

Addresses	Accesses	Cycles	Eviction rate
48	48	6517 🗸	70.78% 🗡
200	200	33 110 🗡	96.04% 🗡
800	800	142 876 🗡	99.10% 🗸

Table 1: Different eviction strategies for the Alcatel One Touch Pop 2

Addresses	Accesses	Cycles	Eviction rate
48	48	6517 🗸	70.78% 🗡
200	200	33 110 🗡	96.04% 🗡
800	800	142 876 🗡	99.10% 🗸
21	96	4 275 🗸	99.93% 🗸
Table 1: Different eviction strategies for the Alcatel One Touch Pop 2

Addresses	Accesses	Cycles	Eviction rate
48	48	6517 🗸	70.78% 🗡
200	200	33 110 🗡	96.04% 🗡
800	800	142 876 🗡	99.10% 🗸
21	96	4 275 🗸	99.93% 🗸
22	102	5 101 🗸	99.99% 🗸

Table 1: Different eviction strategies for the Alcatel One Touch Pop 2

Addresses	Accesses	Cycles	Eviction rate				
48	48	6 517 🗸	70.78% 🗡				
200	200	33 1 10 🗡	96.04% 🗡				
800	800	142 876 🗡	99.10% 🗸				
21	96	4 275 🗸	99.93% 🗸				
22	102	5 101 🗸	99.99% 🗸				
23	190	6 209 🗸	100.0% 🗸				

Solving #2: Pseudo-random replacement policy

• We fully automated this process

- We fully automated this process
 - Compile target executable with generated eviction strategy

- We fully automated this process
 - Compile target executable with generated eviction strategy
 - Execute on target device

- We fully automated this process
 - Compile target executable with generated eviction strategy
 - Execute on target device
 - Evaluate log files and build result database

- We fully automated this process
 - Compile target executable with generated eviction strategy
 - Execute on target device
 - Evaluate log files and build result database
- Find fast and efficient eviction strategies for any device

Solving #2: Pseudo-random replacement policy

Evict+Reload



Solving #2: Pseudo-random replacement policy

Evict+Reload



Challenge #1 No flush instruction ✓ Challenge #2 Pseudo-random replacement policy ✓ Challenge #3 No unprivileged timing Challenge #4 Non-inclusive caches Challenge #5 No shared cache

1. Performance counter: Privileged

- 1. Performance counter: Privileged
- 2. perf_event_open: Unprivileged syscall

- 1. Performance counter: Privileged
- 2. perf_event_open: Unprivileged syscall
 - Unavailable on new devices: Privileged or kernel compiled with CONFIG_PERF=n

- 1. Performance counter: Privileged
- 2. perf_event_open: Unprivileged syscall
 - Unavailable on new devices: Privileged or kernel compiled with CONFIG_PERF=n
- 3. clock_gettime: Unprivileged POSIX function

- 1. Performance counter: Privileged
- 2. perf_event_open: Unprivileged syscall
 - Unavailable on new devices: Privileged or kernel compiled with CONFIG_PERF=n
- 3. clock_gettime: Unprivileged POSIX function
- 4. Thread counter: Unprivileged, multithreaded

- 1. Performance counter: Privileged
- 2. perf_event_open: Unprivileged syscall
 - Unavailable on new devices: Privileged or kernel compiled with CONFIG_PERF=n
- 3. clock_gettime: Unprivileged POSIX function
- 4. Thread counter: Unprivileged, multithreaded
 - Unprivileged timing sources

- 1. Performance counter: Privileged
- 2. perf_event_open: Unprivileged syscall
 - Unavailable on new devices: Privileged or kernel compiled with CONFIG_PERF=n
- 3. clock_gettime: Unprivileged POSIX function
- 4. Thread counter: Unprivileged, multithreaded
 - Unprivileged timing sources
 - Nanosecond resolution for all sources

- 1. Performance counter: Privileged
- 2. perf_event_open: Unprivileged syscall
 - Unavailable on new devices: Privileged or kernel compiled with CONFIG_PERF=n
- 3. clock_gettime: Unprivileged POSIX function
- 4. Thread counter: Unprivileged, multithreaded
 - Unprivileged timing sources
 - Nanosecond resolution for all sources
- $\rightarrow\,$ Allows distinguishing cache hits from cache misses

Solving #3: No unprivileged timing



Challenge #1 No flush instruction ✓ Challenge #2 Pseudo-random replacement policy ✓ Challenge #3 No unprivileged timing ✓ Challenge #4 Non-inclusive caches Challenge #5 No shared cache

Core 0							Core 1										
L1 I-Cache			L1 D-Cache					L1 I-Cache			L1 D-Cache						
L2 Cache																	

• Instruction-inclusive, data-non-inclusive caches



• Instruction-inclusive, data-non-inclusive caches



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache


- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache
- \bullet Inclusion: Line evicted from L2 \rightarrow also evicted from L1



- Instruction-inclusive, data-non-inclusive caches
- Fill-up L1 D-Cache and begin to populate shared L2 Cache
- \bullet Inclusion: Line evicted from L2 \rightarrow also evicted from L1

• How can we determine if the victim has loaded the address?

- How can we determine if the victim has loaded the address?
- Cache coherency protocol

- How can we determine if the victim has loaded the address?
- Cache coherency protocol
 - Fetches data from remote cores

- How can we determine if the victim has loaded the address?
- Cache coherency protocol
 - Fetches data from remote cores
 - Remote cache hit is faster than DRAM access

- How can we determine if the victim has loaded the address?
- Cache coherency protocol
 - Fetches data from remote cores
 - Remote cache hit is faster than DRAM access
- $\rightarrow\,$ Detect if another core has accessed the memory location



Challenge #1 No flush instruction ✓ Challenge #2 Pseudo-random replacement policy ✓ Challenge #3 No unprivileged timing ✓ Challenge #4 Non-inclusive caches ✓ Challenge #5 No shared cache

• Multiple CPUs that do not share a cache

Solving #5: No shared cache

- Multiple CPUs that do not share a cache
- Cache coherency protocol (again)

Solving #5: No shared cache

- Multiple CPUs that do not share a cache
- Cache coherency protocol (again)
 - Fetches data from remote CPU

Solving #5: No shared cache

- Multiple CPUs that do not share a cache
- Cache coherency protocol (again)
 - Fetches data from remote CPU
 - Remote cache hit is faster than DRAM access



Challenge #1 No flush instruction ✓ Challenge #2 Pseudo-random replacement policy ✓ Challenge #3 No unprivileged timing ✓ Challenge #4 Non-inclusive caches ✓ Challenge #5 No shared cache ✓

Attack scenarios

Case study #1 Covert communication

• Malicious privacy gallery app



- Malicious privacy gallery app
 - No permissions except accessing your images



- Malicious privacy gallery app
 - No permissions except accessing your images
- Malicious weather widget





- Malicious privacy gallery app
 - No permissions except accessing your images
- Malicious weather widget
 - No permissions except accessing the Internet



- Malicious privacy gallery app
 - No permissions except accessing your images
- Malicious weather widget
 - No permissions except accessing the Internet



- Malicious privacy gallery app
 - No permissions except accessing your images
- Malicious weather widget
 - No permissions except accessing the Internet



- Malicious privacy gallery app
 - No permissions except accessing your images
- Malicious weather widget
 - No permissions except accessing the Internet



• Two apps want to communicate with each other, but are not allowed or not able to do so

- Two apps want to communicate with each other, but are not allowed or not able to do so
 - No permissions

- Two apps want to communicate with each other, but are not allowed or not able to do so
 - No permissions
 - No Intents, Binders, ASHMEM,

- Two apps want to communicate with each other, but are not allowed or not able to do so
 - No permissions
 - No Intents, Binders, ASHMEM,
- A covert channel

- Two apps want to communicate with each other, but are not allowed or not able to do so
 - No permissions
 - No Intents, Binders, ASHMEM,
- A covert channel
 - Enables two unprivileged apps to communicate

- Two apps want to communicate with each other, but are not allowed or not able to do so
 - No permissions
 - No Intents, Binders, ASHMEM,
- A covert channel
 - Enables two unprivileged apps to communicate
 - Does not use data transfer mechanisms provided by the OS

- Two apps want to communicate with each other, but are not allowed or not able to do so
 - No permissions
 - No Intents, Binders, ASHMEM,
- A covert channel
 - Enables two unprivileged apps to communicate
 - Does not use data transfer mechanisms provided by the OS
 - Evades the sandboxing concept and permission system

- Two apps want to communicate with each other, but are not allowed or not able to do so
 - No permissions
 - No Intents, Binders, ASHMEM,
- A covert channel
 - Enables two unprivileged apps to communicate
 - Does not use data transfer mechanisms provided by the OS
 - Evades the sandboxing concept and permission system
- \rightarrow Collusion attack

• Build a covert channel using the cache

- Build a covert channel using the cache
 - Using addresses from a shared library/executable
- Build a covert channel using the cache
 - Using addresses from a shared library/executable
 - Bits transmitted with cache hits and misses

- Build a covert channel using the cache
 - Using addresses from a shared library/executable
 - Bits transmitted with cache hits and misses
- $\bullet\,$ Transmit 0: Do not access the address \rightarrow cache miss

- Build a covert channel using the cache
 - Using addresses from a shared library/executable
 - Bits transmitted with cache hits and misses
- $\bullet\,$ Transmit 0: Do not access the address \rightarrow cache miss
- Transmit 1: Access the address \rightarrow cache hit

• Build a protocol based on packets

- Build a protocol based on packets
 - Use a sequence number (SQN)

• Build a protocol based on packets

- Use a sequence number (SQN)
- Protect payload and sequence number with a checksum



10		3	2	0
	Receiver SQN		CI	RC

• Works using Flush+Reload, Evict+Reload and Flush+Flush

- Works using *Flush+Reload*, *Evict+Reload* and *Flush+Flush*
- Works cross-core and cross-CPU

- Works using *Flush+Reload*, *Evict+Reload* and *Flush+Flush*
- Works cross-core and cross-CPU
- Faster than state of the art by several orders of magnitude

- Works using Flush+Reload, Evict+Reload and Flush+Flush
- Works cross-core and cross-CPU
- Faster than state of the art by several orders of magnitude

Work	Туре	Bandwidth [bps]	Error rate
Schlegel et al.	Vibration settings	87	-
Schlegel et al.	Volume settings	150	-
Schlegel et al.	File locks	685	-
Marforio et al.	UNIX socket discovery	2 600	-
Marforio et al.	Type of Intents	4 300	-

- Works using Flush+Reload, Evict+Reload and Flush+Flush
- Works cross-core and cross-CPU
- Faster than state of the art by several orders of magnitude

Work	Туре	Bandwidth [bps]	Error rate
Schlegel et al.	Vibration settings	87	-
Schlegel et al.	Volume settings	150	-
Schlegel et al.	File locks	685	-
Marforio et al.	UNIX socket discovery	2 600	-
Marforio et al.	Type of Intents	4 300	-
Ours (OnePlus One)	Evict+Reload, cross-core	12 537	5.00%
Ours (Alcatel One Touch Pop 2)	Evict+Reload, cross-core	13618	3.79%
Ours (Samsung Galaxy S6)	Flush+Flush, cross-core	178 292	0.48%
Ours (Samsung Galaxy S6)	Flush+Reload, cross-CPU	257 509	1.83%
Ours (Samsung Galaxy S6)	Flush+Reload, cross-core	1 140 650	1.10%

Case study #2 Spying on the user

• Issue: Locating event-dependent memory access

- Issue: Locating event-dependent memory access
- $\rightarrow\,$ Cache Template Attacks

- Issue: Locating event-dependent memory access
- $\rightarrow\,$ Cache Template Attacks
- 1. Shared library or executable is mapped

- Issue: Locating event-dependent memory access
- \rightarrow Cache Template Attacks
- 1. Shared library or executable is mapped
- 2. Trigger an event in parallel and *Flush+Reload* one address

- Issue: Locating event-dependent memory access
- \rightarrow Cache Template Attacks
- 1. Shared library or executable is mapped
- 2. Trigger an event in parallel and Flush+Reload one address \rightarrow Cache hit: Address used by the library/executable

- Issue: Locating event-dependent memory access
- \rightarrow Cache Template Attacks
- 1. Shared library or executable is mapped
- 2. Trigger an event in parallel and Flush+Reload one address \rightarrow Cache hit: Address used by the library/executable
- 3. Repeat step 2 for every address

Case Study #2: Spying on the User

- Cache template matrix
 - = How many cache hits for each pair (event, address)?
- On shared library and ART binaries, e.g., AOSP keyboard



Addresses

Case Study #2: Spying on the User

- Cache template matrix
 - = How many cache hits for each pair (event, address)?
- On shared library and ART binaries, e.g., AOSP keyboard



Case Study #2: Spying on the User

- Cache template matrix
 - = How many cache hits for each pair (event, address)?
- On shared library and ART binaries, e.g., AOSP keyboard



<code>Evict+Reload</code> on two addresses on the Alcatel One Touch Pop 2 in <code>custpack@app@withoutlibs@LatinIME.apk@classes.dex</code> \rightarrow Differentiate keys from spaces



• Endless possibilities

- Endless possibilities
- Scan all the libraries

- Endless possibilities
- Scan all the libraries
 - Find all secret-dependent accesses and automate attacks

- Endless possibilities
- Scan all the libraries
 - Find all secret-dependent accesses and automate attacks
 - No need for source code

- Endless possibilities
- Scan all the libraries
 - Find all secret-dependent accesses and automate attacks
 - No need for source code
- Spy and learn about user's behavior

Case study #3

Attacking cryptographic algorithms

• AES T-Tables: Fast software implementation

- AES T-Tables: Fast software implementation
- Uses precomputed look-up tables

- AES T-Tables: Fast software implementation
- Uses precomputed look-up tables
- One-round known-plaintext attack by Osvik et al. (2006)
 - p plaintext and k secret key
 - Intermediate state $x^{(r)} = (x_0^{(r)}, \dots, x_{15}^{(r)})$ at each round r
 - First round, accessed table indices are

$$x_i^{(0)} = p_i \oplus k_i$$
 for all $i = 0, \dots, 15$

- AES T-Tables: Fast software implementation
- Uses precomputed look-up tables
- One-round known-plaintext attack by Osvik et al. (2006)
 - p plaintext and k secret key
 - Intermediate state $x^{(r)} = (x_0^{(r)}, \dots, x_{15}^{(r)})$ at each round r
 - First round, accessed table indices are

$$x_i^{(0)} = p_i \oplus k_i$$
 for all $i = 0, \dots, 15$

 \rightarrow Recovering accessed table indices \Rightarrow recovering the key

 $\bullet~$ Bouncy Castle \rightarrow default implementation uses T-Tables

- $\bullet~$ Bouncy Castle \rightarrow default implementation uses T-Tables
- $\rightarrow\,$ Let's monitor which T-Table entry is accessed!

- $\bullet~$ Bouncy Castle \rightarrow default implementation uses T-Tables
- \rightarrow Let's monitor which T-Table entry is accessed!
 - Java VM creates a copy of the T-tables when the app starts

- \bullet Bouncy Castle \rightarrow default implementation uses T-Tables
- $\rightarrow\,$ Let's monitor which T-Table entry is accessed!
 - Java VM creates a copy of the T-tables when the app starts
 - No shared memory \rightarrow no *Evict+Reload* or *Flush+Reload*
Case Study #3: Attacking Cryptographic Algorithms

- \bullet Bouncy Castle \rightarrow default implementation uses T-Tables
- $\rightarrow\,$ Let's monitor which T-Table entry is accessed!
 - Java VM creates a copy of the T-tables when the app starts
 - No shared memory \rightarrow no *Evict+Reload* or *Flush+Reload*
- \rightarrow *Prime*+*Probe* to the rescue!



• Hardware-based security technology

- Hardware-based security technology
 - Secure Execution Environment

- Hardware-based security technology
 - Secure Execution Environment
 - Roots of Trust

- Hardware-based security technology
 - Secure Execution Environment
 - Roots of Trust
- Applications (trustlets) running in a secure world

- Hardware-based security technology
 - Secure Execution Environment
 - Roots of Trust
- Applications (trustlets) running in a secure world
 - Credential-store

- Hardware-based security technology
 - Secure Execution Environment
 - Roots of Trust
- Applications (trustlets) running in a secure world
 - Credential-store
 - Secure element for payments

- Hardware-based security technology
 - Secure Execution Environment
 - Roots of Trust
- Applications (trustlets) running in a secure world
 - Credential-store
 - Secure element for payments
 - Digital Rights Management (DRM)

- Hardware-based security technology
 - Secure Execution Environment
 - Roots of Trust
- Applications (trustlets) running in a secure world
 - Credential-store
 - Secure element for payments
 - Digital Rights Management (DRM)
- Information from the trusted world should not be leaked to the non-secure world

• Timing difference for different RSA signature keys

- Timing difference for different RSA signature keys
- No knowledge of the TrustZone/trustlet implementation

- Timing difference for different RSA signature keys
- No knowledge of the TrustZone/trustlet implementation
- Valid keys and invalid keys are distinguishable



Tools

• Library to build cross-platform cache attacks

libflush

- Library to build cross-platform cache attacks
 - x86
 - ARMv7
 - ARMv8

libflush

- Library to build cross-platform cache attacks
 - x86
 - ARMv7
 - ARMv8
- Implements various attack techniques
 - Flush+Reload
 - Evict+Reload
 - Prime+Probe
 - Flush+Flush
 - Prefetch

libflush

- Library to build cross-platform cache attacks
 - x86
 - ARMv7
 - ARMv8
- Implements various attack techniques
 - Flush+Reload
 - Evict+Reload
 - Prime+Probe
 - Flush+Flush
 - Prefetch
- Open Source

• All described examples have been developed on top of libflush

- All described examples have been developed on top of libflush
- Includes eviction strategies for several devices

- All described examples have been developed on top of libflush
- Includes eviction strategies for several devices
- Comes with example code and documentation

- All described examples have been developed on top of libflush
- Includes eviction strategies for several devices
- Comes with example code and documentation
- Even allows to implement cross-platform Rowhammer attacks

- All described examples have been developed on top of libflush
- Includes eviction strategies for several devices
- Comes with example code and documentation
- Even allows to implement cross-platform Rowhammer attacks

O github.com/iaik/armageddon/libflush

• Utilizes libflush to evaluate eviction strategies

- Utilizes libflush to evaluate eviction strategies
- Automatically executed on target platform

- Utilizes libflush to evaluate eviction strategies
- Automatically executed on target platform
- Results are stored in a database file

- Utilizes libflush to evaluate eviction strategies
- Automatically executed on target platform
- Results are stored in a database file

• github.com/iaik/armageddon/eviction_strategy_ evaluator • Cross-platform cache template attack tool

- Cross-platform cache template attack tool
- Scan libraries and executable for vulnerable addresses

- Cross-platform cache template attack tool
- Scan libraries and executable for vulnerable addresses
- Additional tool to simulate input events

- Cross-platform cache template attack tool
- Scan libraries and executable for vulnerable addresses
- Additional tool to simulate input events

github.com/iaik/armageddon/cache_template_attacks

Countermeasures

• Coarse-grained timers

- Coarse-grained timers
 - $\rightarrow~$ But a thread timer is sufficient. . .

- Coarse-grained timers
 - $\rightarrow~$ But a thread timer is sufficient. . .
- No shared memory

- Coarse-grained timers
 - $\rightarrow~$ But a thread timer is sufficient. . .
- No shared memory
 - $\rightarrow\,$ What about Prime+Probe?
- Coarse-grained timers
 - $\rightarrow~$ But a thread timer is sufficient. . .
- No shared memory
 - $\rightarrow\,$ What about Prime+Probe?
- Restrict system information, e.g., pagemap

- Coarse-grained timers
 - $\rightarrow~$ But a thread timer is sufficient. . .
- No shared memory
 - $\rightarrow\,$ What about Prime+Probe?
- Restrict system information, e.g., pagemap
 - $\rightarrow~$ Harder but still possible

- Coarse-grained timers
 - $\rightarrow~$ But a thread timer is sufficient. . .
- No shared memory
 - $\rightarrow\,$ What about Prime+Probe?
- Restrict system information, e.g., pagemap
 - \rightarrow Harder but still possible
- Use cryptographic instruction extensions

- Coarse-grained timers
 - $\rightarrow~$ But a thread timer is sufficient. . .
- No shared memory
 - \rightarrow What about Prime+Probe?
- Restrict system information, e.g., pagemap
 - ightarrow Harder but still possible
- Use cryptographic instruction extensions
 - $\rightarrow~$ Still not the default everywhere. . .

- Coarse-grained timers
 - $\rightarrow~$ But a thread timer is sufficient. . .
- No shared memory
 - \rightarrow What about Prime+Probe?
- Restrict system information, e.g., pagemap
 - \rightarrow Harder but still possible
- Use cryptographic instruction extensions
 - $\rightarrow~$ Still not the default everywhere. . .
 - $\rightarrow\,$ Doesn't protect from spying user behavior. . .

- Coarse-grained timers
 - $\rightarrow~$ But a thread timer is sufficient. . .
- No shared memory
 - \rightarrow What about Prime+Probe?
- Restrict system information, e.g., pagemap
 - \rightarrow Harder but still possible
- Use cryptographic instruction extensions
 - $\rightarrow~$ Still not the default everywhere. . .
 - $\rightarrow\,$ Doesn't protect from spying user behavior. . .
- \rightarrow Protect crypto.

- Coarse-grained timers
 - $\rightarrow~$ But a thread timer is sufficient. . .
- No shared memory
 - \rightarrow What about Prime+Probe?
- Restrict system information, e.g., pagemap
 - \rightarrow Harder but still possible
- Use cryptographic instruction extensions
 - $\rightarrow~$ Still not the default everywhere. . .
 - $\rightarrow\,$ Doesn't protect from spying user behavior. . .
- $\rightarrow\,$ Protect crypto. For the rest. . .

- Coarse-grained timers
 - $\rightarrow~$ But a thread timer is sufficient. . .
- No shared memory
 - \rightarrow What about Prime+Probe?
- Restrict system information, e.g., pagemap
 - \rightarrow Harder but still possible
- Use cryptographic instruction extensions
 - $\rightarrow~$ Still not the default everywhere. . .
 - $\rightarrow\,$ Doesn't protect from spying user behavior. . .
- $\rightarrow\,$ Protect crypto. For the rest. . . No satisfying solution

Conclusion

- All powerful cache attacks are applicable to mobile devices
 - Without any permissions or privileges

- All powerful cache attacks are applicable to mobile devices
 - Without any permissions or privileges
- Building fast covert channels

- All powerful cache attacks are applicable to mobile devices
 - Without any permissions or privileges
- Building fast covert channels
- Spying on user activity with a high accuracy

- All powerful cache attacks are applicable to mobile devices
 - Without any permissions or privileges
- Building fast covert channels
- Spying on user activity with a high accuracy
- Deriving cryptographic keys

- All powerful cache attacks are applicable to mobile devices
 - Without any permissions or privileges
- Building fast covert channels
- Spying on user activity with a high accuracy
- Deriving cryptographic keys
- ARM TrustZone leaking through the cache

- All powerful cache attacks are applicable to mobile devices
 - Without any permissions or privileges
- Building fast covert channels
- Spying on user activity with a high accuracy
- Deriving cryptographic keys
- ARM TrustZone leaking through the cache
- Try our tools yourself!

ARMageddon

How Your Smartphone CPU Breaks Software-Level Security And Privacy

Moritz Lipp and Clémentine Maurice November 3, 2016—Black Hat Europe