How to Fool an ADC

Or how to hide the destruction of a turbine with the help of DSP

Alexander Bolshev Gabriel Gonzalez Security Consultant Principal Security Consultant @dark_k3y @gabrielgonzalez



Hardware Software Wetware SECURITY SERVICES

Table of Contents

- 1. Speakers
- 2. Introduction to ADC world
- 3. ADC and ICSs
- 4. Attacking ADCs: Frequency
- 5. Attacking ADCs: Amplitude
- 6. Conclusion



SECURITY SERVICES



Speakers Details

- Alexander Bolshev Security Consultant @ Madrid HW Lab
 - alexander.bolshev@ioactive.com
 - @dark_k3y
- Gabriel Gonzalez Principal Security Consultant @ Madrid HW Lab
 - gabriel.gonzalez@ioactive.com
 - @gabrielgonzalez



- A device that converts a continuous physical quantity (usually voltage) to a digital number that represents the <u>quantity's amplitude</u>
- An ADC is defined by its bandwidth and its signal to noise ratio
- Bandwidth of an ADC is characterized primarily by its sampling rate, and to a lesser extent by how it handles errors such as aliasing



- More Common Types of ADC
 - Successive-approximation ADC (SAR)
 - Sigma-delta ADC
 - Pipeline



 Aliasing: Signal Distortion due to wrong sampling Nyquist Rule: f_s > 2f



- **Antia-Aliasing Filters**
 - Cut the signal so it fits into the Nyquist Rule
 - Characterized by cut-off and stop-band frequencies •



• What is a DAC?

Novato Reference Design MAXREFDES16#



ADCs and ICSs











DEMO









DEMO







Thus it becomes obvious that conventional ADCs need expensive low pass filters in order to obtain a bandwidth close to the theoretical Nyquist limit. Delta sigma converters require simple RC low pass filters only and with a little more expense for a 2nd order filter one will get a virtually ideal behaviour. On the other hand an output low pass filter preceeding the decimator is required, which again can be realized more precisely, easily and cheap in digital techniques. Note that in proceeding is shown there, are much more extreme than in the graphic above as due to limited space an oversampling rate of approx. 16 only is shown there.

- Delta Sigma ADCs
 - Δ -modulation the change in the signal is encoded.
 - The result is a stream of pulses
 - Accuracy improved using 1-bit DAC
 - Adding (Σ) the resulting analog signal to the input signal to reduce error



- Delta Sigma ADCs
 - Analog part: High Frequency bitstream
 - Digital part: digital filter and decimation



- Delta Sigma ADCs
 - Analog part: High Frequency bitstream



- Delta Sigma ADCs
 - Modulation





- Delta Sigma ADCs
 - Digital Part



- Delta Sigma ADCs: Possible Problems
 - Filter Design / Implementation
 - Decimator Implementation



• Delta – Sigma ADCs: Demo Setup





- Delta Sigma ADCs: Demo Steps
 - Supply sinewave with frequency f to the ADC inputs
 - For 1 second acquire f_d voltage samples (equal to ADC samples per second rate) in digital form
 - Calculate and record V_{max} , V_{min} , V_{avg} and stddev(V) for acquired samples
 - Increase frequency by 1 and goto (1)



• Delta – Sigma ADCs: Pardon me?





• Delta – Sigma ADCs: Results

Table 23. Input Sampling Frequency vs. Gain

Gain	Input Sampling Frequency (fs)				
1	f _{CLKIN} /64 (38.4 kHz @ f _{CLKIN} = 2.4576 MHz	١			
2	$2 \times f_{CLKIN}/64$ (76.8 kHz @ $f_{CLKIN} = 2.457$	I			
4	4 × f _{CLKIN} /64 (76.8 kHz @ f _{CLKIN} = 2.457	i			
8 to 128	8 × f _{CLKIN} /64 (307.2 kHz @ f _{CLKIN} = 2.45	t			

In addition, the digital filter does not provide any rejection at integer multiples of the digital filter's sample frequency. However, the input sampling on the part provides attenuation at multiples of the digital filter's sampling frequency so that the unattenuated bands occur around multiples of the sampling frequency, f_s , as defined in Table 23. Thus, the unattenuated bands occur at $n \times f_s$ (where $n = 1, 2, 3 \dots$). At these frequencies, there are frequency bands $\pm f_{3 dB}$ wide ($f_{3 dB}$ is the cutoff frequency of the digital filter) at either side where noise passes unattenuated to the output.

• Delta – Sigma ADCs: DEMO



IOActive

Sample frequency = 31203

- Delta Sigma ADCs: Possible Explanation
 - This areas could case some noise transition, but not of that size



- Delta Sigma ADCs: Possible Explanation
 - Could it be incorrect implementation of digital LPF? But incorrect in what?
 - If (IF!) our filter is implemented badly, we could be in a situation with simple integer overflow.
 - Probability of last statement arises if we have "MCU" inside ADC



• Delta – Sigma ADCs: Possible Explanation



• Delta – Sigma ADCs: Possible Explanation



• Delta – Sigma ADCs: Possible Explanation



• Delta – Sigma ADCs: MCP3425





• Delta – Sigma ADCs: ADS1015





• Delta – Sigma ADCs: MAX11205





Delta – Sigma ADCs: Cypress PSoC5



• Delta – Sigma ADCs: Summary

ADC	First "attackable" f	Required AAF f_c	Required AAF f _{sb}	Attack complexity
AD7705/AD7706	31250/38400 Hz	-	30kHz	easy
MCP3425	~51kHz	10-20kHz	30kHz	easy/medium
ADS1015	~86kHz	10-20kHz	50kHz	medium/hard
MAX11205	n/a	any reasonable	any reasonable	~impossible
PSoC5 LP*	~1kHz	1kHz	2kHz	n/a (medium)

Attacking ADCs: Amplitude

Demo



Conclusion



- Not all $\Delta\Sigma$ are the same
- Use Anti Aliasing Filter before the Input



Q & A

