
Triaging Crashes with Backward Taint Analysis for ARM Architecture

Dongwoo Kimscotty at home.cnu.ac.krSangwho Kimwhoyas2 at home.cnu.ac.kr





Index

Motivation

Related Work

Our Approach

Implementation

Conclusion



Who we are

- Dongwoo Kim : Hyeon-jeong Lee's Husband
 - Ph.D. Candidate at Chungnam National University in South Korea
 - Majoring in Computer Communications & Security
 - Interested in mobile hacking, digital forensics
- Sangwho Kim : Hye-ji Heo's Boyfriend
 - Master's course at the same school
 - Interested in mobile hacking, vulnerability analysis




Our purpose

- We want to find remote code execution vulnerabilities of real-world Android apps.
- Our targets are apps that consume file data like office file browser.
- We're especially interested in their native libraries that can cause crashes. ⁽ⁱ⁾
- It's not a big deal to make targets get crashed using simple fuzzing.
- The problem is that it's a very time-consuming task to analyze crashes to determine exploitability. ③



How to determine exploitability

 We have to MANUALLY figure out that the operand at crash point is affected by the user input.





Our goal

- We need something that can let us know whether the operand is affected by the input in an automated manner. (Time is precious!)
- We tried to take advantage of any tools for it.
- However, there is nothing that we can use for our purpose on ARM architecture.
- We have decided to write our own tools using taint analysis based on dynamic binary instrumentation.




Our goal

- Our tools should be easy to use on both Android emulator and device for practical use.
- We want our tools to answer the following questions.
 - Q. Operand at crash point is affected by input?
 - A. Yes or No!
 - Q. If yes, where is exactly coming from?
 - A. Offset 0x1004 in the input file



VDT (Visual Data Tracer)

- Triaging Bugs with Dynamic Dataflow Analysis
 presented by Julio Auto at Source 2009 conference
- For crash analysis of user level applications on Windows OS (x86)
- Using taint analysis to determine exploitability






VDT (Visual Data Tracer)

2/3

VDT-Tracer : Leave trace log (Extension of WinDBG)






Motivation | Related Work | Our Approach | Implementation | Conclusion

VDT (Visual Data Tracer)

3/3

VDT-GUI : Backward taint analysis






TREE (Tainted-enabled Reverse Engineering Environment) 1/2

- Dynamic Analysis and Debugging of Binary Code for Security Applications by Lixin Li and Chao Wang in 2013
- For crash analysis of user level applications on various architectures based on debugging feature of IDA Pro
- Using taint analysis to determine exploitability.




TREE (Tainted-enabled Reverse Engineering Environment) 2/2





Type of DBI (Dynamic Binary Instrumentation)






Black Hat EU 2015

Overview of our tools

(1 DE3D D3E3 - 100000000	
[-] READ_DATA : (00000000 6565) 61616161 62626262 63636363 64646464 6565
(918)-[SWI] sys_close	
<9> [24333 / b7f(2943)] IS TH (0) : "SIGSEGV /* Segment	IS CRASH ? ation violation (ANSI). */"
r04=0x732EFFC0 r0 r08=0xBED4C5B0 r0 r12=0x00000000 s cpsr=0x400D0010	1=0xBED4C54C r02=0x0000008 r03=0x0000000 5=0x4153B138 r06=0x00000000 r07=0x41542DA8 9=0x41542DA0 r10=0x4153B148 r11=0x6565656 p=0xBED4C450 lr=0x732ECD74 pc=0x66666664
[*] CRASH PC : 0x666666664 0	0 00 F0 01
- * - * - * - * - * - LOGGING FIN	ISH - * - * - * - * - * -
FINAL status : b7f	
Total Time : 0.000000	
Total Instructions :	2201
Total Pass Instruction :	104 = 100 (ARM) + 4 (Thumb)
# of Instruction excuted :	Inf
<pre># of Lock Handler called :</pre>	10
Input Data File : /storage/emulat	ed/0/test.txt
Input Data Size : 20	
Input Data Memory : BED4C470 - BE	D4C483
Process PID, Target TID : 2	
Killed	
137/shell@mako:/data/local/tmp #	-



File Analy	isis Help						Search	
[State]	[Index]	[Address]	[Opcode	e]	[Disa	ssembly]		
[ARM]	2178	400B6DD4	1D 03 80	F4	vst4.8	{d0[0], d1[0]	, d2[0], d3[0]},	[r0:0x
[ARM]	2179	400B6DDC	0D 07 21	F4	vld1.8	{d0}, [r1]!		
[ARM]	2180	400B6DE0	1D 07 00	F4	vst1.8	{d0}, [r0:0x4	0]!	
[ARM]	2181	400B6DE4	00 F0 D1	F5	pld	[r1]		
[ARM]	2182	400B6DE8	40 F0 D1	F5	pld	[r1, #0x40]		
ARM]	2183	400B6DEC	40 20 52	E2	subs	r2, r2, #0x40		
ARM	2184	400B6DF0	09 00 00	3A	blo	#0x2c		
ARM]	2185	400B6E1C	40 20 82	E2	add	r2, r2, #0x40		
ARM]	2186	400B6E20	20 20 52	E2	subs	r2, r2, #0x20		
ARM	2187	400B6E24	03 00 00	3A	blo	#0x14		
ARM	2188	400B6E38	20 20 82	E2	add	r2, r2, #0x20		
ARM]	2189	400B6E3C	10 00 12	E3	tst	r2, #0x10		
ARM]	2190	400B6E40	01 00 00	ØA	beg	#0xc		
ARM]	2191	400B6E4C	82 CE B0	E1	lsls	ip, r2, #0x1d		
ARM]	2192	400B6E54	0D 07 21	F4	vld1.8	{d0}, [r1]!		
ARM]	2193	400B6E58	0D 07 00	F4	vst1.8	{d0}, [r0]!		
ARM]	2194	400B6E5C	01 00 00	AA	bge	#0xc		
ARM]	2195	400B6E68	82 CF 80	E1	lsls	ip, r2, #0x1f		
ARM	2196	400B6E84	01 40 BD	E8	pop	{r0, 1r}		
ARM]	2197	400B6E88	1E FF 2F	E1	bx	lr		
ARM]	2198	732ECD74	00 00 A0	E1	mov	r0, r0		
ARM]	2199	732ECD78	04 D0 48	E2	sub	sp, fp, #4		
ARM]	2200	732ECD7C	00 88 BD		рор	{fp, pc}	Total Of	
ARM]	2201	66666664	00 00 F0		mvnseq	r0, r0	Taint Of	
1				111			Go To Ctrl+G	+

1 ARM-Tracer (Online)

- CLI Interface
- Working on 32bit ARM-based Linux (Android emulator and real device)
- Extracting context of every instruction until the target gets crashed

(2) ARM-Analyzer (Offline)

- GUI Interface
- Working on Desktop for efficiency
- Parsing trace.log and show the list of executed instructions
- Allowing a user to choose an object for backward taint analysis



Challenges in ARM-Tracer

- No hardware support for single-stepping whereas Intel x86 provides it known for trap flag.
 - We can implement it with DBM (Debug Breakpoint Mechanism).
- It requires various considerations which are not necessary in x86.
 - Such as calculating Next PC, handling signals in multithreaded environment, handling atomic instruction sequence.




Challenges in ARM-Analyzer

- Not a simple task to identify semantic of ARM instructions in terms of data propagation, and distinguish their syntax.
- SIMD (Single Instruction Multiple Data) instruction set is very annoying!
- SIMD is for multimedia like SSE (Streaming SIMD Extensions) in x86 which has its own register bank that size is 256 bytes in total.



- Instruction tracing with DBM
 - single-stepping using *ptrace* system call
 - Breakpoint instruction differentiate according to the instruction state





Instruction state

State	Instruction	Size
ARM state	ARM instruction	32
Thumh state	Thumb instruction	16
Thumb state	Thumb2 instruction	16/32

 Instruction state change (interworking) can happen by BX/BLX instructions.



- Considerations on calculating Next PC
 - We have to identify opcode of instructions according to instruction state. (based on GDB)

ARM (32bit)	Thumb (16bit)	Thumb2 (16/32bit)
BLX #Offset BLX <reg></reg>	POP {(RegList,) PC} B #Offset	B #Offset BL #Offset BLX #Offset SUBS PC, LR, #Offset
BX <reg></reg>	BX <reg></reg>	LDMIA <reg>, {(RegList)} LDMDB <reg>, {(RegList)}</reg></reg>
LDR PC, [<reg>] LDM <reg>, {(RegList,) PC}</reg></reg>	BLX <reg> MOV PC, <reg></reg></reg>	RFEIA <reg> RFEDB <reg></reg></reg>
B #Offset	CBZ <reg>, #Offset</reg>	MOV PC, <reg> LDR PC, [<reg>]</reg></reg>
BL #Offset	CBNZ <reg>, #Offset</reg>	TBB [<rega>, <regb>] TBH [<rega>, <regb>]</regb></rega></regb></rega>




Black Hat EU 2015

ARM-Tracer

4/8

- Addressing interference by other threads
 - Caused by code sharing



• We have to guarantee all the threads run properly.



- Handling instruction sequence for atomic operation
 - ARM does not provide atomic instruction.
 - Instead, it provides sequence for it. (LDREX/STREX)
 - We should not intervene the sequence otherwise, it may cause infinite loop. ⊗


0x40918962 0x40918966 0x4091896a 0x4091896e	<pre><dvmlockobject+56>: <dvmlockobject+58>: <dvmlockobject+62>: <dvmlockobject+66>: <dvmlockobject+70>: <dvmlockobject+74>:</dvmlockobject+74></dvmlockobject+70></dvmlockobject+66></dvmlockobject+62></dvmlockobject+58></dvmlockobject+56></pre>	8a b9 cbnz 43 ea 08 02 54 e8 00 cf 4f f0 00 00 9c ea 03 0f 08 bf it	r2, 0x40918986 <dvmlockobject+94> orr.w r2, r3, r8 1drex r12, [r4] ← mov.w r0, #0 infinite loop teq r12, r3 eq</dvmlockobject+94>
0x40918974 0x40918978 0x4091897a	<dvmlockobject+76>: <dvmlockobject+80>: <dvmlockobject+82>: <dvmlockobject+84>:</dvmlockobject+84></dvmlockobject+82></dvmlockobject+80></dvmlockobject+76>	44 e8 00 20 00 28 cmp f4 d1 bne.n bf f3 5f 8f	<pre>strexeq r0, r2, [r4] r0, #0 0x40918966 <dvmlockobject+62> dmb sy</dvmlockobject+62></pre>



6/8


ARM-Tracer

- The "good" starting point
 - We designate a specific thread as the target thread which opens the input file.
 - We can know memory address where the input file is loaded by checking open and read functions.




 Before logging, filter out instructions not executed (ARM)

[CPSR]




[ARM Instruction]






 Before logging, filter out instructions not executed (Thumb2)





ARM-Analyzer

- Parsing each entry from the trace log file
 - Identify instruction syntax based on disassembly
 - Identify object : register, memory address (byte level)





ARM-Analyzer

Classification of instructions

• ARM Architecture Reference Manual ARMv7-A Edition

Group	Mnemonic	Target	Syntax	Impl.
Memory access	16	8	39	54
General data processing	32	27	37	70
Multiply	25	22	22	28
Saturating	6	6	6	10
Parallel	4	4	4	5
Packing and unpacking	10	10	10	28
Branch and control	10	0	0	0
Coprocessor	14	0	0	0
Total	117	77	118	195

• We have also considered some SIMD instructions (vld, vst).



ARM-Analyzer

How it works – Backward taint analysis

▼ View for user

[Index]	[Address]	[Opcode]	[Disassembly]
6926429	78CB8788	50 60 80 E2	add r6, r0, #0x50
6926430	78CB878C	00 30 91 E5	ldr r3, [r1]
6926431	78CB8790	01 50 A0 E1	mov r5, r1
6926432	78CB8794	00 40 A0 E1	<pre>mov r4, r0 mov r0, r1 mov r1, r6 ldr r3, [r3, #0x18]</pre> Crash
6926433	78CB8798	01 00 A0 E1	
6926434	78CB879C	06 10 A0 E1	
6926435	78CB87A0	18 30 93 E5	

▼ Inside of ARM-Analyzer

					A
\searrow	[Index]	[Address]	[Opcode]	[Disassembly]	
	6926429	78CB8788	50 60 80 E2	add Dst:r6 / Src:r0	
2	6926430	78CB878C	00 30 91 E5	ldr Dst : r3 / Src : r1, *0x2224	
	6926431	78CB8790	01 50 A0 E1	mov Dst:r5 / Src:r1	Queue
	6926432	78CB8794	00 40 A0 E1	mov Dst:r4 / Src:r0	
	6926433	78CB8798	01 00 A0 E1	mov Dst:r0 / Src:r1	
	6926434	78CB879C	06 10 A0 E1	mov Dst:r1 / Src:r6	Enqueue
1	6926435	78CB87A0	18 30 93 E5	ldr Dst : r3 / Src : r3, *0x1018	"r3"



Experiment

```
1/3
```

- We generated crashes against Polaris Office 6.0.1.
- Among them, we chose 7 crashes that look cool!
- Such as..

STMFD	SP!, {R3-R7,LR}			
ADD	R6, R0, #0x50			
LDR	R3, [R1]	•		
MOV	R5, R1		LDR	R3 , [R3 , #0x18]
MOV	R4, R0			
MOV	R0, R1		BLX	R3 🙂
MOV	R1, R6 Crash			
LDR	R3, [R3,#0x18]	-		
BLX	R3			

Let's try to put them into our tools!



Experiment

Tested on GalasxyS4

• 2.3 GHz Quad-core, 2GB RAM, Android 4.4.2, Kernel 3.4.0

ARM-Tracer	Crash 1	Crash 2	Crash 3	Crash 4	Crash 5	Crash 6	Crash 7
# of instructions executed	6,804,072	6,830,983	7,008,764	7,048,261	10,000,000+	10,000,000+	10,000,000+
# of instructions filtered out	585,093	584,841	601,177	607,208	900,000+	900,000+	900,000+
# of atomic handler	2,600	2,600	2,662	2,630	3,800+	3,800+	3,800+
Taken time (sec)	1,563	1,562	1,616	1,673	2,300+	2,300+	2,300+
Dump file size (MB)	1,038	1,042	1,069	1,075	1,500+	1,500+	1,500+



Experiment


Tested on Desktop

• 3.3 GHz Quad-core, 16GB RAM, Windows 7

ARM-Analyzer		Crash 1	Crash 2	Crash 3	Crash 4		
Probably Exploitable		Х	0	Х	0		
# of instructions executed		6,804,072	6,830,983	7,008,764	7,048,261		
Taken time	Fast Mode		10 ~ 15 sec				
to full scan	Normal Mode	A couple of days ⊗					

- Fast Mode enqueues only effective address of source into the search queue.
 - ex) L D R R 1, [R 2, R 3] → *(R 2 + R 3) // 0 x 1004 0x1000 0x4







- We have developed tools for crash analysis of userlevel applications on ARM architecture.
 - It can avoid non-deterministic behavior.
 - We can efficiently analyze crashes in a limited time.
- We have tested it with real-world app on Android device.
 - As a result, we got two exploitable crashes after short testing our tools with crash samples that we have already generated.
- Before long, we're going to release our tools with source code after some revisions for those who are interested in them.
 - Please participate in improving our tools.



Black Hat EU 2015



Thank you 😊

