

Implementing Practical Electrical Glitching Attacks November 2015



About Me

Brett Giller

- Computer Security Consultant at NCC group
- Interest in hardware attacks and hardware security



Glitching Attack

- A glitching attack is an intentional fault introduced to undermine device security
- Some of the things the faults can cause
 - Instruction skipping
 - Malformed data reads/write backs
 - Instruction decoding errors



Noninvasive

- Involves minimal damaging to IC packaging
- Can be done on the cheap
- Relatively simple to implement

Invasive/Semi-Invasive

- Required to decapsulate/modify IC packaging
- Needs fairly expensive equipment
- Potentially a larger amount of time required



Noninvasive types

- Electrical
 - Clock
 - Power
- Thermal
- Radiation



Clock

- Introduce unplanned clock edge(s) to device
- Different glitch signals can be used
 - 3 Phase Xor (See "Gliching for n00bs" by Exide)
 - Direct Xor Duration
 - Increased clock speed



Power

- Pull to ground (brownout)
 - More likely to cause certain instructions to fail
 - More predictable
 - Causes prorogation delays in IC
- Increase voltage (spiking)
 - · Easy to implement
 - Also easy to damage target
 - Likely adds more floating signals



Where can we use glitching?

Targets

- Game consoles
- Copy protected IC
- Door locks/Safes
- Set top boxes
- Mobile hotspots

Code

- Authentication checks
- Bounds/sanity checks
- Memory read/writes



- Original exploit and write up by GliGli
- Attack similar to clock glitching attack
- Takes advantage of exposed IC pin interface
- Generally a non patchable exploit
- Only describing exploit on original xbox 360



Xbox 360 Bootloader Security

- Works by chain of bootloaders starting with ROM (1BL) then subsequently loading hypervisor/base kernel, the kernel and then the dash
- Nand code is RSA signed
- Xbox 360 emits out diagnostic signals during this process




Vulnerable Pin Interfaces

- CPU_PLL_BYPASS
- RESET behavior which skips instruction execution
- Diagnostic POST bus



CPU_PLL_BYPASS

- CPU_PLL_BYPASS slows processor to 520 khz
- Allows for easy timing






RESET

- CPU Reset is a common feature on most ICs which typically resets execution state
- Processor instead effectively skips instructions when RESET is asserted



POST bus

- POST bus is an 8-bit diagnostic bus
- Emits signals for important steps of the booting process
- Sends 0x36 when decrypting CD and 0x39 when comparing the hash





What the exploit targets

- Target's signature check
- Use POST bus signals to know when to do so

About the payload

- Payload is set up in a way that resets the xbox when it fails
- Indicator about the nature of glitching



Exploit

- 1. Upload payload to NAND
- 2. Monitor for POST 0x36 (decrypting the base kernel)
- 3. Assert CPU_PLL_BYPASS
- 4. Monitor for POST 0x39
- 5. Start internal counter to end at ~62% of the POST 0x39 length
- 6. Assert RESET for 100 ns at end of counter duration
- 7. Resume normal execution



Vendor Response


- Dash version 7371 destroyed JTAG fuses
- Additional check added to loading of base kernel
- Began banning users from Xbox Live



Reset Glitch 2.0

- Exploit said to work on all original xbox 360s
- Makes use of i2C bus on xbox 360 to slow down clock
- Made use of NAND "DemoN" to avoid getting Xbox Live bans







General Methodology

- Assess target device for target code
- Review datasheet of target IC
- Test target threshold manually
- Find points to attack on target device
- Search for signals on target device
- Prepare target for glitching
- Setup FPGA for brute forcing of glitching parameters
- Begin attack



Choosing target code

- Search for checks which use instructions longer than one cycle
- Instructions with write back
- Security checks near computationally intense code
- Easy/Quick to reset state upon failure
- Code near boot sequence or near kernel operations




Reviewing Datasheets

- Operational ranges
- Brownout detection
- Security features (if any)
- Rated clock speeds
- Interesting pin interfaces



Testing target threshold manually

- Useful if the target device has a development board
- Test brownout threshold
- Duty cycle testing of device
- View delay ranges of example instructions in practice





Findings points to attack on a device

- External crystals
- Decoupling capacitors
- Voltage regulators
- Voltage dividers
- Power supply



Signals

- Signals are information emitted from the device which allows us to narrow the values we have to guess
- They vary greatly in terms of value due to noise introduced during execution
- The parameter we are guessing here is the delay range maximum
- Signals can be used to start the delay state or to close in closer to the signal which does that



What a signal can be

- GPIO toggling
- Status LEDs
- Serial Messages
- Device specific diagnostic buses
- Power analysis
- Calculation of instruction timings from input
- Raw timing window



Calculating timing from disassembly

- Signal delays can sometimes be calculated to a tight range
- This requires the target code to be writing out somewhere within close proximity
- During the experiments the following equation had a generally good result


$$[\frac{i_{instCount}T_{target}}{T_{Glitch}} - 3P_{size}, \frac{i_{cycleCount}T_{target}}{T_{Glitch}} + 3P_{size}]$$



Preparing the device

- What is desoldered or not is dependent on the type of glitch used
- Clock glitching involves removal of the device crystal and its 2 nearby decoupling capacitors
- Voltage spiking involves finding a VCC decoupling capacitor and soldering to the high side of the capacitor
- Voltage brownout attacks work best by removing all of the power decoupling capacitors and then either cutting the line on the PCB or finding a nearby voltage regulator





29



Glitching parameters

- Glitch duration
 - Typically maxed out by datasheet values or experimental values
 - Suggest for clock glitching signal to at least cover one full cycle
- Delay length
 - Determined by signals or by calculations from disassembly
 - Parameter with the widest range
- Glitch Attempts
 - Glitching is not always accurate, and can often require more than one try to work
 - Targeting a state which can be quickly recovered greatly accelerates process



Possible FPGA Glitching Components

- Glitching device
 - Defined as device which emits out the supplied glitch signal
 - Should not be changed very often
- Test case device
 - Optional device which emits out test case to the target device
 - Emits signal back to the glitching device of when the test case is done
- Sampling device
 - Device which signals back to the glitching device whether the glitch was successful
 - Condition for tests of whether attack is successful should have highest precedence



Tools used

- Used DE0 Nano FPGA device
- When choosing a FPGA dev board for attacks consider its speed
- Attacks implemented used multiple GPIO pins
- Also used switching transistors for trying attacks on 5V logic devices
- Consider output voltage and maximum clock speed when choosing an FPGA



Attacks Used

- Clock Glitching
 - · Got fairly consistent results from it
- VCC Brownout

Code Targeted

- Simple code to glitch out of extremely long loop
- Used 2 devices which had different delay values in them



- Was used as a starting example
- Both glitching attacks were direct input to the device
- Used standard breadboard setup
- Reset target device during non response
- Gained fairly consistent results on both attacks for values found
- Performed attacks where FPGA directly supplied what was being glitched



Signal used

Used timing of target toggling LED on and off

Threshold testing

- To test brownout limit, we employ the simple state machine from before slowly incrementing the power off until the example code turns the LED off
- During duty cycle testing I found that it runs off of very small duty cycles of ~8%



Threshold Testing results

- Datasheet claims that the timeout period was 2 us
- The limit was found to be 200ns in practice




Instruction Counting in practice

- When a direct count according to the disassembly was tried, the attack failed
- Instead when a range was used the attack succeeded
- The actual value for the delays were smaller than expected
- Used signal to help locate when to start counter
- P_size -> pipeline size, T_* -> period
- Rough heuristic equation used to brute force delay value from ideal signal

 $\frac{i_{instCount}T_{target}}{T_{Glitch}} - 3P_{size}, \frac{i_{cycleCount}T_{target}}{T_{Glitch}} + 3P_{size}]$



ATMega328p Clock Setup





Clock Glitching


- Used duration of 60-80 ns for glitch pulse
- Directly xored against 16MHz clock supplied
- Found fairly consistent timing delays
- Value found was smaller than expected



ATMega328p Voltage Setup

About

• The ATMega328p can run off of both 3.3v and 5v making this easier





Voltage Glitching

- Performed Brownout glitching
- Had fairly similar timings
- Durations varied for successful attempts
- Generally took more tries to work than the clock glitching setup
- If possible directly power target device



FPGA Parts

- Glitch device
 - Used direct xor, and 3 phase xor successfully
 - Maxed out brownout timing to be the maximum tested threshold
- Test Case
 - Waited for LED to turn on then off again
 - Helped gain a smaller window to timing
- Sampler
 - Direct connection to LED which turns on after a successful branch skip
 - Checked at the top level of the glitch device code



Problems Encountered

- FPGA IDE issues
- Logic translation between ATMega328p and FPGA
- Analog problems
- Extra delay introduced from transistor switch



What it is

- ARM development board from programmable logic training class
- Communicates out over serial asking for password
- Meant to be a timing attack example
- Completely blackbox example






Signal used

- Used response from serial to determine the timing window
- Also monitored for "I" in message to determine if the response was successful or not
- Required FPGA to send input to device before glitching
- Signal had large ranges in practice
- Needed a post glitch wait phase to allow parsing of serial input to determine if a good value has been found



Preparing the board

- Removed crystal on board with a bit of heat and mechanical force
- Also removed decoupling capacitors





FPGA Parts

- Glitch device
 - Only attempted clock glitching
 - Virtually the same verilog code to the previous example
- Test Case
 - Sent out 17 "A"s to the target device over serial
- Sampler
 - Monitor to check for incorrect password message
 - If the message does not match send back the parameters used over serial



Conclusions

- Serial interface messages are alright to use as a signal
- Finding the correct glitching parameters black box is fairly difficult
- Glitching parameters vary depending on the situation and device architecture


Example Enumeration - Door Lock




Example Enumeration - Intel Galileo



Example Enumeration - Set top box



Example Enumeration - Set top box





Experiments for the future

- Clock gltiching on a device with a frequency multiplier
- Attacking devices which claim to have mitigations
- Combining multiple types of glitching attacks
- Attacking memory devices
- Implementing an attack on code running on top of an operating system



Defenses Against Glitching

- Glitch detectors
- High quality brownout detection
- Lockstep cores performing checks on one another
- Asynchronous internal clock with dummy cycles
- Internal Oscillators
- Halt on invalid instruction execution
- Lock down unnecessary diagnostic signals



Defenses Against Glitching

- Search for ICs which use mitigations against glitching
- Perform assessments against the IC before using it in production
- Writing code defensive in the case of a glitching attack would only buy time



Conclusions

- Glitching attacks are cheap, though can vary in implementation.
- When performing a glitching attack, multiple tries are often required.
- Try before you buy if you are an embedded system vendor.



References / Suggested Reading

- Glitching for Noobs Exide , RECON 2014
- Glitching and Side Channel Analysis for all , Colin O'Flynn RECON 2015
- Copy Protection in Modern Microcontrollers, Sergei P. Skorobogatov
- https://gbatemp.net/threads/x360-the-reset-glitch-hack.306685/
- http://www.logic-sunrise.com/news-341321-the-reset-glitch-hack-a-newexploit-on-xbox-360-en.html
- http://www.newae.com/sidechannel/cwdocs/naecw1173_cwlite.html
- Modern Game Console Exploitation, DeBusschere and McCambridge



References / Suggested Reading

- http://rdist.root.org/2010/01/27/how-the-ps3-hypervisor-was-hacked/
- https://www.os3.nl/_media/2011-2012/courses/rp2/p61_report.pdf
- http://beta.ivc.no/wiki/index.php/Xbox_360_Kernel
- https://eprint.iacr.org/2004/100.pdf
- https://rgsilva.com/Bachelorarbeit.pdf
- https://wiki.crypto.rub.de/summerschool/slides/1_vanwoudenberg.pdf
- http://www.t4f.org/articles/fault-injection-attacks-clock-glitching-tutorial/



Point of contact

Brett Giller Security Consultant

E: brett.giller@nccgroup.trust Github: breadBurglar



Locations

North America

Atlanta Austin Chicago Kitchener New York San Francisco Seattle Sunnyvale

Europe Manchester - Head Office Amsterdam Basingstoke Cambridge Copenhagen Cheltenham Edinburgh Glasgow Leatherhead Leeds London Luxembourg Malmö Milton Keynes Munich Vilnius Wetherby Zurich

Australia Sydney

nccgroup

Agenda

What are electrical glitching attacks Where are they applicable Reset Glitch Hack on the Xbox 360 Methodology for performing an attack Tools used Atmega328p LPC1343 **Example Enumeration** Glitching experiments for the future Defenses against glitching