

Honeywell



black hat Asia 2016

NEVER TRUST YOUR INPUTS: CAUSING 'CATASTROPHIC PHYSICAL CONSEQUENCES' FROM THE SENSOR (OR HOW TO FOOL ADC)

Alexander Bolshev & Marina Krotofil

; CAT /DEV/USER

Alexander @dark_k3y Bolshev, Ph.D. Security Researcher @ IOActive Assistant Professor @ SPbETU "LETI"





Marina @marmusha Krotofil Security Researcher @HoneywellSec





AGENDA

- Problem statement
- Analog-to-Digital Converters (ADC)
- "Racing" with ADC clock
- Invalid amplitude range of signal
- Attack vectors in ICS
- Mitigations



INDUSTRIAL CONTROL SYSTEMS



PROCESS CONTROL IN A NUTSHELL

black hat ASIA 2016



IMPACT OF IMPROPER SIGNAL PROCESSING

Equipment damage at nuclear plant



- Two identically built nuclear plants. One had flow induced vibration issue. And another did not.
- The vibrations indication showed itself as hf noise
 & Field engineer has filtered the signal to get rid of annoying noise
 & Loss of view into vibration issue

REASON TO SECURE CONTROL SYSTEMS

black hat ASIA 2016



PROCESS MONITORING



OPERATOR

OPERATOR CONSOLE (HMI)

CONTROL SYSTEM

PROCESS



DATA PROCESSING & USE IN ICS (SINGLE SENSOR)



black hat ASIA 2016

CONSIDER A FIELD ARCHITECTURE

What if <u>MV</u> value on actuator <u>will be different</u> from <u>MV</u> value on logger?





MV – Manipulated Variable

HMI

Actuator

BUT IT'S ANALOG CONTOL LINE!

It's impossible to have <u>two different MVs</u> on the same line at the same time!

Are you sure?











DEMO VIDEO -- Two devices, two different MVs --









INTRO TO ANALOG-TO-DIGITAL CONVERTERS (ADC)

WHAT IS ADC?

Converts a <u>continuous</u> analog signal (voltage or amperage) to a digital number that represents <u>signal's amplitude</u>





ADC IN A NUTSHELL



EXPLOITABLE ADC DESIGN CONSTRAINS

Sampling frequency should follow Nyquist rule (*f_s* > 2B)
<u>A</u> Otherwise the signal will appear of false (alias) frequency





EXPLOITABLE ADC DESIGN CONSTRAINS

Amplitude of the input signal should not exceed ADC's dynamic range

% It is determined by the <u>reference voltage</u>





TYPES OF ADC

There are many ADC types (>10). The most common are:

Successive-approximation ADC (SAR)
 Sigma-delta ADC
 Pipeline







SUCCESSIVE APPROXIMATION REGISTER (SAR) ADC

BLOCK DIAGRAM



- **X DAC** = Digital-to-Analog converter
- **X** EOC = End of Conversion
- **SAR** = Successive Approximation Register
- **%** S/H = Sample and Hold circuit
- $\mathbf{\hat{x}} = \mathbf{V}_{\mathbf{IN}} = \mathbf{V}_{\mathbf{IN}}$
- $\mathbf{X} \mathbf{V}_{\mathsf{REF}}$ = Reference Voltage



nttps://en.wikipedia.org/wiki/Niccol%C3%B2_Fontana_Tartaglia

SAR: WEIGHING PROBLEM

 SAR algorithm is based on one of the solutions to weighing problem by Niccolò Fontana Tartaglia, Italian mathematician and engineer in 1556





The objective is to determine the least number of weights which would serve to weigh an integral number of pounds from 1 lb to 40 lb using a balance scale

ADC: WEIGHING PROCESS







"Racing" with ADC CLOCK



LETS SETUP EXPERIMENT



black hat ASIA 2016

Experimental setup:

- Arduino Leonardo
- (Atmega32U4 with build-in ADC, 125kHz int clock)
- Si5351 generator

Algorithm:

- 1. Generate square signal with specific frequency and phase,
- 2. Read 120 ADC values in row and average them,
- 3. Output to serial port (PC),
- 4. Increase phase and frequency,
- 5. GOTO 1.



What is this?!





black hat ASIA 2016



black hat ASIA 2016

LETS REPEAT OUR EXPERIMENT

Frequency = around 8.9kHz



LETS REPEAT OUR EXPERIMENT

Let's introduce "*counter*" to our code for averaging 120 ADC conversions:





LIVE DEMO -- Explanation --



TIMING DIAGRAM EXPLAINS EVERYTHING



blackhat ASIA 2016

FROM ATMEGA 34U4 DATASHEET

Chapter 24 on ADC , page 302

Table 24-1. ADC Conversion Time			
Condition	First Conversion	Normal Conversion, Single Ended	Auto Triggered Conversion
Sample and Hold (Cycles from Start of Convention)	14.5	1.5	2
Conversion Time (Cycles)	25	13	13.5

125kHz / 14 ~ 8928Hz (112µs)

We've just breached through sampling rate precision of the ADC!



NOT ONLY BUILT-IN ADCS

Test results for MCP3201 MCU





SOFTWARE-RELATED PROBLEMS

-- ADC access timing --



DEMO VIDEO -- One signal, two ADCs --


FROM DEMO: TWO DEVICES & TWO DIFF OUTPUTS

Wait, but why? Timing diagrams can explain ;-)



EVERYTHING IS MUCH EASIER IN THE ICS WORLD

In many real-world ICS applications ADC doesn't sample input signal with highest possible frequency

R Typical sampling rate is 1-100 times per second



HURDLES OF THE ATTACKER

How to figure out the required phase and frequency to craft needed malicious signal?



- Send some peak signals and monitor output of the ADC (directly/indirectly)
- E.g. by hacking into switch you can monitor/control both data flow to control PLC <u>AND</u> signals from SIS/Safety LC/logger/DAQ/etc



FIGURING OUT SIGNAL PARAMETERS





SOFTWARE-RELATED PROBLEMS

-- ADC conversion time --

ADC IN CRITICAL APPLICATIONS

Be careful when using ADC in critical applications

- Industrial PLCs also have analog inputs and built-in ADCs
- Let's test at one of the most popular PLCs S7 1200 μ

Allalog value diealion	
Integrations and conversion time/resolution per channel	
Resolution with overrange (bit including sign), max.	10 bit
Integration time, parameterizable	Yes
Conversion time (per channel)	625 µs





EXPERIMENT SETUP

Let's check the real conversion time of S7 1200 ADC





Frequency is fixed

Our ADC Conversion time is just 62505 BUI i could see non-repeatin values only every 8.3ms . 0



WHAT'S WRONG?

Nothing, really. You just need to read datasheet more thoroughly

Conversion time:

The conversion time is the sum of the time required by the A/D converter (analog-to-digital converter) to record the measured value (basic conversion time), as well as time taken (diagnostics, open-circuit monitoring) to process the measured value in the module (processing time).

Cycle time:

The cycle time, which is also called the sampling time, is the time between two conversions on the same channel.









INVALID RANGE OF SIGNALS

BREAKING SOFTWARE DEFINED RANGES (I)

- Consider a 5-10V signal which is consumed by ADC with ranges 0-15 V
- What will happen if you send signal lower than 5V or higher 10V?

From the real life code:



uint8_t val = readADC(0); // reading 8-bit ADC value with ranges OV -15 V
val = val - 85; // Normalization -> 85 == 5 Volts (255/3)

Any signal of less them 5 V (val < 85) will cause integer overflow in val



BREAKING SOFTWARE DEFINED RANGES (II)

What if the attacker sends signal outside of the ADS hardware defined range (>Vref)?

ADC will output max value (all bit set to 1)
 ADC might be damaged (did not test out of cost factors ⁽ⁱ⁾)
 Values <u>on other inputs</u> could be distorted



DEMO SETUP

Negative Power source



Atmega328p

DEMO VIDEO -- Negative input signal --(breaking hardware range)

ANOTHER EXAMPLE

Breaking HW RANGES for NXP LPC 11U24F internal ADC (3.3VRef)

ADC/Ref	Volts	A ₋₃	A ₋₂	A ₋₁	A0	A ₊₁	A ₊₂	A ₊₃
NXP LPC 11U24F (3.3VRef)	0.48			0.0	0.48	1.58	3.3	
	3.39			0.0	3.3	1.59	3.3	
	4.1			0.087	3.3	1.729	3.3	
	4.65			0.17	3.3	1.974	3.3	
	5.1			0.44	3.3	2.212	3.3	
	5.9			0.0	2.035	1.561	3.3	
	6.1-9.8			~	~	~	~	
	-0.48			0.0	0.0	1.58	3.3	
	-1.1			0.0	0.0	1.64	3.20	
	-1.5			0.025	0.0	1.71	3.07	
	-1.7			0.0	0.0	2.5	2.9	
	-2			~	~	~	~	

ATTACK VECTORS IN ICS

DIRECT ACCESS ATTACK TOOL KIT

black hat ASIA 2016

Line coupling circuit (usually OpAmp/Transformer)

ATTACKING FROM ICS DEVICE

Compromising one of the field components (PLC, sensor, actuator, DAQ, logger, etc.)

- **X** Most MCUs inside transmitters/actuators are capable of generating arbitrary signals up to 500-1000Hz
- **X** Some devices allow to generate signals of 44kHz and above

ATTACK FROM TRANSMITTER

HART transmitter reference design ;-)

DAC with s/r up to 100kHz (smooth sine wave at ~ 5kHz)

ı ike Novato Reference Design MAXREFDES16# FSK_IN MAX15006 MAX6133 D1 V_{REF} 2.5V U4 U5 MAX4729 PT100/PT1000 2-, 3- or 4-WIRE RTD 2440 4-20mA CURRENT LOOP GPIO1 AIND MAX9620 LOOP + MAX11213 MAX5216 SPIO RL78/G13 LOOP POWER SPI1 287kΩ DC VOLTAGE CONTROLLED μĆ 16-BIT ADC 16-BIT DAC AINN U3 CURRENT SOURCE REEP REEN VGND VGND 15kΩ 0.1% < 10ppm $\leq \frac{R_{SENSI}}{100}$ DS8500 FSK OUT DIVIDER/ FILTER 4 HART MODEM FILTER \downarrow black hat ASIA 2016

56

MITIGATIONS

HARDWARE MITIGATIONS

LPF FILTERS IN REFERENCE DESIGN

- Low-pass filter rejects signals with a frequency higher than its cutoff frequency
- Buffer ADC input with LPF
- Good design dictates ADC $f_s >= LPF f_c$

LPF FILTERS IN REFERENCE DESIGN

"We included LPF in our design"

LPF with f_c near 15 kHz

ADC with $f_s > 470Hz$

black hat ASIA 2016

SOLUTION

ACHIEVING ADC ZEN

FLIP SIDE OF USING LPF

"Securing" may lead to more vulnerabilities

- When adding LPF into an individual device, make sure that all related devices have the <u>same</u> cut-off frequencies
- E.g. if <u>PLC input</u> is buffered with LPF $f_c = 1kHz$ and <u>actuator</u> equipped with LPF with $f_c = 5kHz$, the attack not only possible, but the <u>probability</u> <u>of success increases</u>!

NOTE: DIGITAL LPF WON'T WORK!

Do not use digital LPF <u>after</u> the ADC!

ADC will be already compromised by an illintended signal and no digital filter will fix the matters

USE ADC WITH HIGHER BANDWIDTH/LOWER CONVERSION TIME

Using ADC with higher sampling frequency can mitigate "oversampling" attack as the attacker will have to generate signal of much higher frequency

Generating >1MHz signal and injecting it into analog line is much harder than injecting < 1MHz signal</p>

K H/f signals subjected to greater attenuation and more affected by noise

SCALE SIGNAL AMPLITUDE BEFORE ADC

To avoid abuse of ADC ranges, normalize signal amplitude before feeding the signal to ADC

- **%** Simplest option: voltage divider + OpAmp,
- Signal conditioning circuits or even dynamic range compression

Select what is suitable for your OT process

SOFTWARE MITIGATIONS

SAMPLING FREQUENCY RANDOMIZATION

- <u>Certain</u> randomness in sampling frequency will make attacker's job much harder
 - **X** Many of the discussed attacks will be much more challenging to execute
- Small variation of *f_s* won't degrade conversion process. On the contrary, it will produce a signal sample of better quality.

APLY SECURE CODING TECHNIQUES

- Scrutinize your ADCs/PLC datasheets to figure out <u>effective</u> ranges, conversion time, frequency and other critical parameters
- Even if it is sufficient to control the process with one value per second, sample the signal with higher frequency and average converted values
- When receiving value from ADC, treat it as an absolute value (all bits received from ADC are significant)

DON'T SLEEP! (WHILE ON DUTY ⁽²⁾)

Avoid writing/using the following code (if you don't completely understand your process and aren't completely sure about what you are doing)

Val = readADC(); Output(Val); Sleep(Timeout);

OT AND IT HAVE COMMON PROBLEMS

NEVER TRUST YOUR INPUTS

UBM

Honeywell

black hat ASIA 2016

@dark_k3y @marmusha


"OVERSAMPLING" OF ADC CLOCK

-- Delta-Sigma ADC --

DELTA SIGMA ADC

Black hat ASIA 2016

MODUS OPERANDI

B black hat ASIA 2016

LETS SETUP ANOTHER EXPERIMENT





EXPLANATION



ATTACK EFFORTS: SIGMA-DELTA VS. SAR

